# Embedded software design with Polychrony

DATE'09 tutorial on Correct-by-Construction Embedded Software Synthesis: Formal Frameworks, Methodologies, and Tools

#### Jean-Pierre Talpin, INRIA



List of contributors Albert Benveniste, Paul Le Guernic, Thierry Gautier, Loïc Besnard, Dumitru Potop, Benoît Caillaud

#### **Embedded software design with Polychrony**

- Motivations
  - Key challenge in system design
  - Engineering or mathematics ?
- Polychronous model of computation
  - The essence of polychrony
  - The old-fashioned watch
- Data structures and code generation
  - From equations to programs
  - Desynchronization and mapping
- Use for architecture modeling and analysis
- Conclusive remarks

### Key challenge in system design



### Key challenge in system design



### Key challenge in system design



### **Engineering or mathematics ?**

#### FORGET

- RTOS, RME, scheduling
- COTS, reuse
- ARINC 653, architactures
- C, Java, programming
- Simulink, UML, modeling
- ...

#### REMEMBER

- Specifying sets and surfaces by equations
- Intersecting them by systems of equations
- Equations with no, one or many solutions
- Fixed-point and differential equations
- Solving them may be difficult

### **Engineering or mathematics ?**

#### ENGINEERING

- You want to reuse components
- Design system by composing modules
- Composition may be blocking or non deterministic
- Embedded systems have real-time behaviors
- Generate and execute code for components

#### MATHEMATICS

- Specifying sets and surfaces by equations
- Intersecting them by systems of equations
- Equations with no, one or many solutions
- Fixed-point and differential equations
- Solving them may be difficult

### **Engineering or mathematics ?**

#### MATHEMATICS

#### ENGINEERING

7

8

Composition is easy Execution is hard Composition is hard Execution is easy

#### MATHEMATICS

#### POLYCHRONY

Composition is easy Execution is hard Synchronous composition is easier Code generation is harder

The theory amounts to solving equations in a specific model of computation and communication

### The essence of polychrony

#### What it is not

Synchronous hardware

Synchronous dataflow

Simulink diagrams (simple ones)

Each module has a single clock that triggers all signals

All different clocks are derived and sampled from a global master clock via a frequency or phase mechanism



#### What it is not

Synchronous hardware Synchronous dataflow Simulink diagrams (simple ones)

Execution is easy









11

The essence of polychrony

#### What it is not

Synchronous hardware Synchronous dataflow Simulink diagrams (simple ones)

Execution is easier but ....



#### What it is not

Synchronous hardware Synchronous dataflow Simulink diagrams (simple ones)

Execution is easier Composition is harder



The essence of polychrony

#### What it is

**Specification** of open systems with synchronous software components: polychrony

Prepared to accept more components

Each module is a synchronous software

There is no global master clock

The different clocks can be <u>related</u> by synchronization constraints



#### What it is

Specification of open systems with synchronous software components: polychrony

Prepared to accept more components

Execution is harder









15

The essence of polychrony

#### What it is

Specification of open systems with synchronous software components: Polychronous

Clocks can be related by synchronization constraints

Execution is harder

Composition is simpler



#### **Embedded software design with Polychrony**

- Motivations
  - Key challenge in system design
  - Engineering or mathematics ?
- Polychronous model of computation
  - The essence of polychrony
  - The old-fashioned watch
- Data structures and code generation
  - From equations to programs
  - Desynchronization and mapping
- Use for architecture modeling and analysis
- Conclusive remarks

### The old-fashioned watch

• "This is an old mechanical watch like the one I have. Turn the spring. The watch goes for some time, and then stops. When it stops, turn again the spring... and so on..."

Albert Benveniste

- This is an interesting example:
  - the output up-samples the input,
  - hence it is not a data-flow function.
- We show how to analyze and execute it.

### The old-fashioned watch

#### In equational style



### The old-fashioned watch



### The old-fashioned watch

#### A few definitions

(| X := IN default ZX-1
| ZX := X\$ init 0
| IN ^= when (ZX < 0)
|)</pre>



 $(t_0, 0)$ { $(t_0, 0), (t_1, 3), (t_2, 2), (t_3, 1), (t_4, 0)$ }  $(t_0, 0) < (t_1, 3) < (t_2, 2) < (t_3, 1) < (t_4, 0)$  An event is a time tag and a value A signal is a set of events Its time tags are totally ordered

### The old-fashioned watch

#### A few definitions

(| X := IN default ZX-1
| ZX := X\$ init 0
| IN ^= when (ZX ≤ 0)
|)



IN (t <sub>0</sub> , 3)	(t <sub>4</sub> , 3)
-------------------------	----------------------

ZX  $(t_0, 0) (t_1, 3) (t_2, 2) (t_3, 1) (t_4, 0)$ 

X  $(t_0, 3) (t_1, 2) (t_2, 1) (t_3, 0) (t_4, 3)$ 

A trace is a set of signals

Its time tags are partially ordered

A process is a set of trace

### The old-fashioned watch

#### A few definitions

(| X := IN default ZX-1
| ZX := X\$ init 0
| IN ^= when (ZX ≤ 0)
|)



IN 
$$(u_0, 3)$$
  $(u_4, 3)$   
ZX  $(t_0, 0)$   $(t_1, 3)$   $(t_2, 2)$   $(t_3, 1)$   $(t_4, 0)$ 

Tags are related when events are synchronized and equations are composed

23

IN ^= when (ZX  $\leq$  0)



#### **Embedded software design with Polychrony**

- Motivations
  - Key challenge in system design
  - Engineering or mathematics ?
- Polychronous model of computation
  - The essence of polychrony
  - The old-fashioned watch
- Data structures and code generation
  - From equations to programs
  - Desynchronization and mapping
- Use for architecture modeling and analysis
- Conclusive remarks

### **Scheduling and execution**

#### From equations to programs

(| X := IN default ZX-1
| ZX := X\$ init 0
| IN ^= when (ZX ≤ 0)
|)

IN 
$$(u_0, 3)$$
  $(u_4, 3)$   
ZX  $(t_0, 0)$   $(t_1, 3)$   $(t_2, 2)$   $(t_3, 1)$   $(t_4, 0)$ 

IN 
$$(u_0, 3)$$
  $(u_4, 3)$   
 $\downarrow X (t_0, 0) (t_1, 3) (t_2, 2) (t_3, 1) (t_4, 0)$ 



Synchronization (BDDs)

IN  $^{=}$  when (ZX < 0)

Causality (scheduling graphs) X := IN default ZX-1

















#### **Equations for synchronization**

B :=  $(ZX \le 0)$ | IN ^= [B] | H ^= B ^= X ^= ZX



#### Scheduling graph

	Х	<-	IN	when	в
I	Х	<-	ZX	when	¬Β
I	в	<-	(H,Z	ZX)	
I	[B]	<-	в		
I	ZX	<-	H		
L	IN	<-	[B]		

Clock and scheduling relations are part of the Signal syntax

### **Scheduling and execution**

#### **Equations for synchronization**

B :=  $(ZX \leq 0)$ | IN ^= [B] | H ^= B ^= X ^= ZX

#### Scheduling graph

	Х	<-	IN	when	в
I	Х	<-	ZX	when	⊐B
I	в	<-	(H,Z	ZX)	
Ι	[B]	<-	В		
Ι	ZX	<-	H		
I	IN	<-	[B]		



Clock and scheduling relations define an interface model used to :

- represent a module in its environment
- separately compile a module

• map a set of modules on an architecture

#### **Equations for synchronization**

B :=  $(ZX \le 0)$ | IN ^= [B] | H ^= B ^= X ^= ZX

#### Scheduling graph

	X	<-	IN	when	В
I	Х	<-	ZX	when	⊐B
I	в	<-	(H,Z	ZX)	
Ι	[B]	<-	в		
Ι	ZX	<-	н		
L	IN	<-	[B]		



#### Clock and scheduling relations define a calculus to :

 give an operational semantics and interpret a system of equations

• define correctness-preserving transformations and code generation functionalities

### **Scheduling and execution**



**Clocks and scheduling relations** 

#### **Code generation** if (!read watch H(&H)) return FALSE; B = X < 0;if (B) { if (!read watch IN(&IN)) return FALSE; X = IN;Н } else X = X - 1;write watch X(X); return TRUE; $\stackrel{\text{\tiny H-[B]}}{\leftarrow} ZX \to B \to [B] \to IN$ [B] H is available 39

### **Scheduling and execution**



The state variable X is fetch

#### **Code generation** if (!read watch H(&H)) return FALSE; B = X < 0;if (B) { if (!read watch IN(&IN)) return FALSE; X = IN;Η } else X = X - 1;write watch X(X); return TRUE; <u>₩-[B]</u> ZX $B \rightarrow [B] \rightarrow IN$ [B] **B** is computed 41



#### **Code generation** if (!read watch H(&H)) return FALSE; B = X < 0;if (B) { if (!read watch IN(&IN)) return FALSE; X = IN;Η } else X = X - 1;write watch X(X); return TRUE; alse ZX $B \rightarrow [B] \rightarrow IN$ true Initially, B is true 43



 $\rightarrow B \rightarrow [B] \rightarrow IN$ 

45

true

#### **Code generation**



X is computed and sent

# Scheduling and execution



Next time, B will be false

Model transformation and code generation based on clocks and scheduling relations

• **Serialization** reinforcement of a graph for sequential code generation

 Input-driven or output-driven clustering for modular code generation

- Distributed code generation
- GALS architecture mapping



### Correctness



Is this harmless ?



### Correctness



### Correctness



### Correctness



### Correctness

#### Endochrony

The capability of a module to internally compute the presence or absence of all signals

... so that it can be interfaced with asynchronous channels

#### This is deterministic





#### This is endochronous



### Correctness

# Problem : endochrony is not compositional

If two modules p and q are endochronous then p | q not necessarily is



#### Solution : weakening endochrony [Potop et al.,'05-'07]

Existence of stuttering states

From any execution point (e.g. in the scheduling graph) one reaches a stuttering state

#### Confluence

Two compatible reactions (e.g. two sub-graphs) can be scheduled in any order and yield to the same stuttering state

#### 53

### Correctness

#### Weak endochrony is compositional

If a module p is endochronous then it is weakly endochronous



If two modules p and q are weakly endochronous if there composition p | q is non blocking then p | q is weakly endochronous



A conservative, static and compositional decision procedure

#### **Embedded software design with Polychrony**

- Motivations
  - Key challenge in system design
  - Engineering or mathematics ?
- Polychronous model of computation
  - The essence of polychrony
  - The old-fashioned watch
- Data structures and code generation
  - From equations to programs
  - Desynchronization and mapping
- Use for architecture modeling and analysis
- Conclusive remarks

### Architecture modeling and analysis

55

# Example of the loosely time-triggered architecture (Benveniste et al.)

Writer, bus and reader are periodic They have non-synchronized triggers



### Architecture modeling and analysis



### Architecture modeling and analysis

#### **RT-Builder (Geensys)**

Real-time simulation and architecture exploration, verification, validation



<sup>(\*)</sup> example : library of Signal models for the APEX ARINC-653 real-time operating system services <sup>58</sup>

### Architecture modeling and analysis

#### **RT-Builder (Geensys)**

Real-time, hardware in-the-loop, simulation of electronic equipments



### **Conclusions - methodology**

#### Synchronous abstraction of heterogeneous functionalities

Continuous and/or discrete real-time processing



Abstraction of control by partially ordered scheduling relations





### **Conclusions - methodology**

#### A refinement-based design process

Specification of multi-clocked systems by partially related symbolic clocks



Transformation and code generation for mapping on GALS architectures



Bridge between functional specification and architecture modeling

### **Conclusions - methodology**

#### Component-based design process

Encapsulation of heterogeneous functionalities with interface descriptions



Transport and integration of encapsulated functions and services



Pivot formalism for architecture exploration

### **Conclusions - tools**

#### An experimental toolset

- · Signal data-flow language
- Libraries (RTOS services)
- Analysis engine
- Transformation algorithms
- Model checker
- Controller synthesis
- Import functionalities: GCC-SSA, StateCharts, Simulink, Lustre, Scade
- Code generators: C, C++, Java
- => SME, an Eclipse-TopCased plug-in



#### 63

### **Conclusions - tools**

#### SME, synchronous modeling environment An open-source Eclipse plugin for Polychrony

A unified model of computation for architecture exploration of integrated modular avionics

- Data-flow for computation
- · Mode automata for control
- Libraries for services

An eclipse interactive interface

- Open import functionalities
- High-level visual editor
- Analysis and transformation visualization and traceability



Component of the TopCased and OpenEmbeDD project



### **Conclusions - tools**

Synoptic - domain-specific design language for space application software



### Conclusion

#### The polychronous model of computation and communication

A clear and solid semantics

Compositional correctness criteria

A calculus of synchronization and scheduling Sequential, modular, distributed code generation

Interface models, abstraction and refinement

#### Model (oCC) transformations

Heterogeneous architecture modeling and analysis Virtual prototyping

#### Tools

RT-Builder by Geensys Polychrony, experimental and academic freeware by INRIA

### **Bibliography**

#### On the model of computation

"Polychrony for system design" Le Guernic, P., Talpin, J.-P., Le Lann, J.-C. Journal for Circuits, Systems and Computers. Special Issue on Application Specific Hardware Design. World Scientific, August 2003.

#### On desynchronization

"Correct-by-construction asynchronous implementation of modular synchronous specifications". D. Potop-Butucaru, B. Caillaud. In Fundamenta Informaticae. IOS Press, 2006.

#### On architecture modeling

"Polychronous design of embedded real-time systems" Gamatié, A., Gautier, T., Le Guernic, P., Talpin, J.-P. ACM Transactions on Software Engineering and Methodology. ACM Press, 2006.

#### On virtual prototyping

"Formal refinement checking in a system-level design methodology" Talpin, J.-P., Le Guernic, P., Shukla, S. K., Gupta, R., Doucet, F. Special Issue of Fundamenta Informaticae on Applications of Concurrency to System Design. IOS Press, 2004.

#### On model-driven engineering

"A metamodel for the design of polychronous systems" Brunette, C., Talpin, J.-P., Gamatié, A., Gautier, T. Journal of Logic and Algebraic Programming, Special Issue on Applying Concurrency Research to Industry. Elsevier, 2008.

Website http://www.irisa.fr/espresso