Publications of Francois Bodin

Load the BibTeX file

Academic Journals

1. K. Heydemann, F. Bodin, P.M.W. Knijnenburg, L. Morin. UFS: a Global Trade-off Strategy for Loop Unrolling for VLIW Architectures. To appear in Concurrency and Computation: Practice and Experience Journal, 2004.
2. G. Pokam, S. Bihan, J. Simonnet, F. Bodin. SWARP: A Retargetable Preprocessor for Multimedia Instructions. Concurrency and Computation: Practice and Experience, 16(2):303-318, 2004.
3. Gilles Pokam, Sté Bihan, Simonnet Simonnet, Fran\cc Bodin. SWARP: a retargetable preprocessor for multimedia instructions. Concurrency and Computation: Prac\-tice and Experience, 16(2):303-318, 2004.
4. François Bodin, Antoine Monsifrot. Performance Issues in Automatic Differentiation on Superscalar Processors. Automatic Differentiation: From Simulation to Optimization, 2001.
5. L. Adhianto, F. Bodin, B. Chapman, L. Hascoet, A. Kneer, D. Lancaster, I. Wolton, M. Wirtz. Tools for OpenMP application development: the POST project. Concurrency: Prac\-tice and Experience, 12(12):1177-1191, 2000.
6. Erven Rohou, François Bodin, Christine Eisenbeis, André Seznec. Handling Global Constraints in Compiler Strategy. International Journal of Parallel Programming, 2000.
7. G. Pokam, S. Bihan, J. Simonnet, F. Bodin. SWARP: A Retargetable Preprocessor for Multimedia Instructions. Concurrency and Computation: Practice and Experience, 0.

International Conferences

1. F. Bodin, I. Puaut. A WCET-oriented static branch prediction scheme for real-time systems. In Proc. of the 17th Euromicro Conference on Real-Time Systems, Palma de Mallorca, Spain, July 2005.
2. G. Pokam, F. Bodin. An Offline Approach for Whole-Program Paths Analysis using Suffix Arrays. In Proceedings of the 17th International Workshop on Languages and Compilers for Parallel Computing (LCPC 2004), September 2004.
3. G. Pokam, F. Bodin. Understanding the Energy-Delay Tradeoff of ILP-based Compilation Techniques on a VLIW Architecture. In Proceedings of the 11th Workshop on Compilers for Parallel Computers (CPC 2004), July 2004.
4. Gilles Pokam, Olivier Rochecouste, André Seznec, Francois Bodin. Speculative Software Management of Datapath-width for Energy Optimization. In proceedings of the Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES'04), June 2004.
5. Gilles Pokam, François Bodin. Exploring the energy-efficiency potential of a phase-based cache resizing scheme for embedded systems. In Proceedings of the 8th Annual Worskhop on Interaction between Compilers and Computer Architectures (INTERACT-8), February 2004.
6. Gilles Pokam, François Bodin. Exploring the energy-efficiency potential of a phase-based cache resizing scheme for embedded systems. In Proceedings of the 8th Annual Worskhop on Interaction between Compilers and Computer Architectures (INTERACT-8), February 2004.
7. Karine Heydemann, François Bodin, Peter Knijnenburg, Laurent Morin. UFC : a Global Tradeoff Strategy for Loop Unrolling for VLIW Architectures. In CPC'2003, Pages 59-70, 2003.
8. Karine Heydemann, Henri-Pierre Charles, François Bodin. Schéma de compression reconfigurable avec un émulateur logiciel pour la recherche de compromis entre la taille du code et sa performance. In RenPar'15/CFSE'3/SympAAA'2003, Pages 417-424, La Colle sur Loup, France, 2003.
9. Antoine Monsifrot, François Bodin. A Machine Learning Approach to Automatic Production of Compiler Heuristics. In Tenth International Conference on Artificial Intelligence: Methodology, Systems, Applications (AIMSA 2002), September 2002.
10. Ronan Amicel, François Bodin. Mastering Startup Costs in Assembler-Based Compiled Instruction-Set Simulation. In 6$^th$ Annual Workshop on Interaction between Compilers and Computer Architectures (INTERACT-6), Cambridge, ƒtats-Unis, February 2002.
11. Antoine Monsifrot, François Bodin. Computer Aided Hand Tuning (CAHT): "Applying Case-Based Reasoning to Performance Tuning". In International Conference on Supercomputing, June 2001.
12. Fran�ois Bodin, Antoine Monsifrot. Performance Issues in Automatic Differentiation on Superscalar Processors. In Proceedings of AD2000 (Automatic Differentiation: From Simulation to Optimization), June 2000.

Research Reports

1. Karine Heydemann, Henri-Pierre Charles, François Bodin. A compression scheme for code size versus performance trade-off. Research Report IRISA, No 1574, 2003.
2. Gilles Pokam, François Bodin. Energy reduction potential of a phase-based cache resizing scheme for embedded systems. Research Report IRISA, No 1582, December 2003. download
3. Gilles Pokam, François Bodin. Energy-Delay Tradeoff Analysis of ILP-based Compilation Techniques on a VLIW Architecture. Research Report IRISA, No 1572, November 2003. download
4. Karine Heydemann, François Bodin, Peter Knijnenburg. Global Trade-off between Code Size and Performance for Loop Unrolling on VLIW Architectures. publication interne Irisa, No 1390, 2001. download

Misc

1. Laurent Bertaux, François Bodin. "ALISE : An Infrastructure for Assembly Level Tools", IFIP Working Group 2.4, Software Implementation Techniques, San Miniato, Italy, May 28 - June 1. 2001.

This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. These works may not be reposted without the explicit permission of the copyright holder.