Skip to content
  CAIRN  
 

PhD

Up one level
PhD Design and performance evaluation of an energy-efficient 3D heterogeneous multicore with on-chip optical interconnect
 
PhD Performance evaluation and optimization of fixed-­point systems
 
PhD Evaluation des performances et optimisation de systèmes en virgule fixe
Thèse CIFRE en collaboration avec ST Microelectronics : Evaluation des performances et optimisation de systèmes en virgule fixe
PhD Power Aware Signal Processing for Reconfigurable Radios in the context of Wireless Sensor Networks
 
PhD A Self-Healing Reconfigurable Accelerator Structure for Fault-Tolerant Multi-Cores in Embedded Applications
 
PhD Performances evaluation in fixed-point arithmetic
 
PhD Global power management system for self-powered autonomous wireless sensor node
 
PhD Sampling, synchronising, digital processing and FPGA implementation of 100Gbps optical OFDM signals
 
PhD Performance/Accuracy Trade-off in Automatic Parallelization for SIMD Hardware Accelerators
 
PhD 3D-stacked hardware accelerators with virtualized dynamic reconfiguration in a heterogeneoous multicore
 
PhD document.2011-07-29.7399898558
 
« February 2012 »
Su Mo Tu We Th Fr Sa
      1 2 3 4
5 6 7 8 9 10 11
12 13 14 15 16 17 18
19 20 21 22 23 24 25
26 27 28 29      
14.02.2012
11:00-12:00 Logic Functions Decomposition in Reed-Muller Spectral Domain