Master
Up one level-
On-Chip Jitter Measurement to Improve the Quality of Oscillator-Sampling based RNGs
-
Arithmetic Operators for ECC Cryptoprocessor with Protection Against Fault Attacks
-
Dynamic Voltage Scaling and Power Gating in SRAM Memory Structure for Low-Power Embedded FPGAs
-
Implementation and Power Estimation of some basic Functions of WSN Applications on a Low-Power FPGA Accelerator
-
Design of fault-tolerant coarse-grained reconfigurable architectures through self-reconfiguration
-
Impact of some Environment Parameters on the Performance and Randomness Quality of TRNGs in VLSI
-
Companding techniques for Peak to Average Power Ratio Reduction in Wireless Orthogonal Frequency Division Multiplexing Communication Systems
-
Energy Optimization of Network-On-Chip
-
Evaluation of overflow effect on performance
-
Accuracy and convergence evaluation of adaptive filters in fixed-point arithmetic
-
System impulse response determination by linear prediction approach
-
Energy-efficient MAC protocols for cooperative strategies in Wireless Sensor Networks
-
Design and Implementation of dmin-based precoding for MIMO wireless systems
-
Energy Optimization of Wireless Acoustic Sensor Networks
-
High-Performance Fixed-Point Architecture for Financial Applications
-
Dynamic Precision Scaling for Low-Power Wireless Receivers
-
Power Optimized Reconfiguration Structure for Low-Power FPGAs
-
Spatio-temporal scheduling for Dynamically Reconfigurable Architecture
-
Aide à l’exploration pour l’implémentation d’applications sur architectures