

ESPRESSO AADL Digest Report

ESPRESSO Team

February 25, 2011

Foreword

This document is a draft that contains many copy/past from SAE AS5506A [2]. Its purpose is to propose a synthetic view of AADL behavior aspects, asserted by uninterpreted citations, and related to Polychronous model.

Paragraph formats

The following formats are used:

This is a citation extracted from SAE AS5506A.

This is a property definition.

This is a comment/proposal related to Signal/Polychrony.

This is a short specific comment or question.

Note: the notation “+” represents alternative choice, “**opt()**” represents optional and “**list()**” represents repeatable.

Contents

1	AADL purpose and organization	1
2	AADL components, packages and annexes	2
2.1	Specification	2
2.2	Package	2
2.3	Components	3
2.3.1	Category of component (AADL 4.3, 4.4)	4
2.3.2	Prototype(4.7, for information)	5
2.3.3	Component description (AADL 3, 4.3, 4.4)	5
2.3.4	Connections	8

3	Data	8
3.1	Data component	9
3.2	Standard properties	10
3.3	Data component access	12
3.4	Behavior: critical region	12
3.5	Data in Polychrony	13
3.5.1	Data type	13
3.5.2	Protected data	15
4	Subprogram	16
4.1	Subprogram component	16
4.1.1	Structure	16
4.1.2	Abstract syntax	16
4.1.3	Standard properties	18
4.2	Subprogram call	18
4.3	Parameter connection	19
4.4	Behavior	19
4.5	Subprogram in Polychrony	20
5	Subprogram group	21
5.1	Abstract syntax	21
6	Thread	22
6.1	Structure	22
6.2	Abstract syntax	22
6.3	Standard properties	24
6.4	Behavior	26
6.4.1	Predeclared ports	26
6.4.2	Real time counters	26
6.4.3	Dispatch_Protocol	27
6.4.4	Thread states and state transition	28
6.5	Thread in Polychrony	31
6.5.1	Expressiveness	31
6.5.2	Uniform view	32
6.5.3	Remaining questions	34
7	Thread group	34
7.1	Abstract syntax	35

8	Process	35
8.1	Structure	36
8.2	Abstract syntax	36
8.3	Abstract syntax	36
8.4	Standard properties	37
8.5	Process and Polychrony	38
9	Execution platform components	38
9.1	Processor	38
9.2	Virtual processor	39
9.3	Memory	40
9.4	Bus	41
9.5	Virtual bus	41
9.6	Device	42
10	System	42
10.1	Abstract syntax	43
10.2	Component binding	43
10.3	System operation mode	44
10.4	AADL and physical time	46
10.4.1	Perfect/unperfect real time(5.4.(5,6))	46
10.4.2	Asynchronous system (5.4.6)	47
10.5	System and Polychrony	48
11	Features and shared access	48
11.1	Port	49
11.1.1	Abstract syntax of <i>Port</i>	49
11.1.2	Standard properties	51
11.1.3	In out (common) port behavior	54
11.1.4	Data port	58
11.1.5	Event (Event data) port	62
11.1.6	Port and Polychrony	67
11.2	Parameter	68
11.2.1	Abstract syntax of <i>Parameter</i>	68
11.2.2	Standard properties	68
11.2.3	Parameter and Polychrony	68
11.3	Subprogram and subprogram group access	68
11.3.1	Subprogram access	68
11.3.2	Subprogram group access	69
11.4	Data_access	69

11.5	Bus_access	71
11.6	Feature_group	71
12	Connection	71
12.1	Port connection	72
12.1.1	Port connection categories	73
12.1.2	Legal port connection	73
12.1.3	Standard properties	80
12.1.4	Standard behavior	80
12.1.5	Data port behavior	80
12.1.6	Event (event data) port connection and Polychrony	83
12.2	Parameter_connection	83
12.3	Feature_group_connection	84
12.4	Access_connection	85
13	Flows	87
13.1	Abstract syntax	87
13.2	Standard properties	88
13.3	Flows and Polychrony	88
14	Properties	89
14.1	Abstract syntax	89
14.2	Build in property types	91
14.3	Scheduling features	92
15	Modes	93
15.1	Mode declaration	93
15.2	Model life	94
15.3	Mode behavior	94
15.3.1	Mode switch within a thread	95
15.3.2	Mode switch within set of threads	96
15.3.3	Mode switch for thread that are not synchronized	97
16	An AADL abstract syntax	97
16.1	Notations	98
16.1.1	General AST	98
16.1.2	AADL AST	98
16.2	Lexical elements	98
16.2.1	Word characters	99
16.2.2	Other characters	99

16.2.3	Decimal literals	99
16.2.4	Based literals	99
16.2.5	String literals	99
16.2.6	Comments	99
16.2.7	Identifiers	99
16.3	Non extensible AADL	100
16.3.1	Component type	100
16.3.2	Component implementation	101
16.4	Annex	102
16.5	Prototypes	103
16.6	Extensible AADL	103

1 AADL purpose and organization

(1.1(1)) The purpose of the AADL is to provide a standard and sufficiently precise (machine-processable) way of modeling the architecture of an embedded, real-time system, such as an avionics system or automotive control system, to permit analysis of its properties, and to support the predictable integration of its implementation...

(1(8))...The standard specifies relevant characteristics of the detailed design and implementation descriptions, such as source text written in a programming language or hardware description language, from an external (black box) perspective. These relevant characteristics are specified as AADL component properties, and as rules of conformance between the properties and the described components.

(1.1(2)) The AADL describes application software and execution platform components of a system, and the way in which components are assembled to form a complete system or subsystem. The language addresses the needs of system developers in that it can describe common functional (control and data flow) interfacing idioms as well as performance-critical aspects relating to timing, resource allocation, fault-tolerance, safety and certification.

2 AADL components, packages and annexes

2.1 Specification

(3(2)) An AADL specification consists of global AADL declarations and AADL declarations. The global AADL declarations are comprised of package specifications that contain globally accessible AADL declarations and property set declarations. AADL declarations include component types, component implementations, feature group types, and annex libraries. AADL declarations can be declared in

packages and are therefore accessible to other packages, or they can be declared directly in an AADL specification and not be accessible to packages...

Abstract syntax

$$AADL_specification ::= Package_spec + Property_set$$

2.2 Package

(4.2(1)) A package provides a way to organize component types, component implementations, feature group types, and annex libraries into related sets of declarations by introducing separate namespaces. Package names built using identifiers separated by double colons (“::”) ... In other words, `complete_sys :: first_independent :: fuel_flow` is distinct from `complete_sys :: second_independent :: fuel_flow`. Packages cannot be declared inside other packages.

(4.1(1)) ...The content of packages, e.g., classifiers, can be referenced from anywhere by qualifying the classifier reference with the package name. The content of property sets, i.e., property type, property constant and property definitions, can be referenced from within anywhere by qualifying the property type, constant, or property reference with the property set name. Component classifiers, feature group types, and annex libraries that are declared directly in an AADL specification are anonymous declarations. They are considered to reside in a local namespace and can only be referenced by another anonymous declaration.

Abstract syntax

Package_spec ::= *packageID* × **opt**(*Public_package_declarations*)
× **opt**(*Private_package_declarations*) × **opt**(**list**(*Property*))
Package_declarations ::= **list**(*AADL_declaration*)
AADL_declaration ::= *Classifier_declaration* + *Annex_library*
Classifier_declaration ::= *Software* + *Execution_platform* + *Composite*
Software ::= *Data* + *Subprogram* + *Subprogram_group* + *Thread*
+ *Thread_group* + *Process*
Execution_platform ::= *Memory* + *Processor* + *Bus* + *Device*
+ *Virtual_processor* + *Virtual_bus*
Composite ::= *System*
Annex_library ::= *annexID* × *Annex_spec*
Property ::= *property_name_ID* × *Assignment* × *In_binding*
Assignment ::= *property_value*
In_binding ::= **list**(*platform_component_reference*)

2.3 Components

(4(2)) A component represents some hardware or software entity that is part of a system being modeled in AADL. A component has a component type, which defines a functional interface.

(4.4(1)) ... Every component implementation is associated with a component type. A component type may have zero or more component implementations declared.

(4(6)) Components can be declared in terms of other components by refining and extending existing component types and component implementations. This permits partially complete component type and implementation declarations to act as templates that may have explicit parameter (prototype) specifications. Such templates can represent a common basis for the evolution of a family of related component types and implementations.

(4(2)) The component type acts as the specification of a component that other components can operate against. It consists of features, flows, and property associations.

(4(3)) A feature models a characteristic of a component that is visible to other components. Features are named, externally visible parts of the component type, and are used to exchange control and data via connections with other components...

(8(1)) ...The four categories of features are: port, subprogram, parameters, and subcomponent access.

(8.1(1)) Feature groups represent groups of component features or feature groups.

(10(1)) A flow is a logical flow of data and control through a sequence of threads, processors, devices, and port connections or data access connections. A component can have a flow specification, which specifies whether a component is a flow source, i.e., the flow starts within the component, a flow sink, i.e., the flow ends within the component, or there exists a flow path through the component, i.e., from one of its incoming ports to one of its outgoing ports.

(10(2)) The purpose of providing the capability of specifying end-to-end flows is to support various forms of flow analysis, such as end-to-end timing and latency, reliability, numerical error propagation, Quality of Service (QoS) and resource management based on operational flows...

(3(4)) A component implementation specifies an internal structure in terms of subcomponents, connections between the features of those subcomponents, flows across a sequence of subcomponents, modes to represent operational states, and properties.

(4(4)) ... Component implementations represent variants of a component that adhere to the same interface, but may have different property values and realizations... Subcomponents are instantiations of component classifiers, i.e., component types and implementations.

(3(12)) “Features and flow specifications of component types (...) subcomponents, connections, flows, and modes of component implementations may have incomplete specifications. These (...) act as templates that can be parameterized by specifying prototypes. These specifications may be later refined in (...) extensions with the completion of classifier references and property associations. Component type extensions can also introduce additional features, flow specifications, and properties. Such extensions can add new subcomponents, connections, flows, modes, and properties to component implementations.

2.3.1 Category of component (AADL 4.3, 4.4)

- **abstract:** generic that can be refined into 2...10 (3(2)).
- **Software components**
 1. **data:** represents static data in source text (3(15))
 2. **subprogram (- group):** represents source text that is executed sequentially (3(17))

3. **thread (- group)**: models concurrent tasks (3(18))
4. **process**: models space partition in terms of virtual address spaces (3(20))

- **Execution platform components**

1. **(virtual -) processor** (3(22))
2. **memory** (3(24))
3. **(virtual -) bus** (3(25))
4. **device** (3(27))

- **Compositional components system** (3(28))

2.3.2 Prototype(4.7, for information)

(1) Prototypes represent parameters for component type, component implementation, and feature group type declarations. They allow classifiers to be supplied when a component type, component implementation, or feature group is being extended. The prototypes can be referenced in place of classifiers in feature declarations, in subcomponent declarations, and as prototype bindings. The latter allows parameterization via prototype to be propagated down the system hierarchy.

2.3.3 Component description (AADL 3, 4.3, 4.4)

In this document each of the component descriptions contains a structure table that lists the categories of elements that can belong or not to a component. The property is present in all components, and thus implicit in those tables.

1. **Component type (AADL 3, 4.3)**

(4.3(1)) A component type specifies the external interface of a component that its implementations satisfy.

(4.3(5)) Component types can declare prototypes, i.e., classifier parameters that are used in features. The prototype bindings are supplied when the component types is being extended or used in subcomponent declarations.

Component type elements A component type specifies a functional interface in terms of:

- (a) **features** (3(6)) that can be

- i. **ports** (to support data/control directional flows)
- ii. **subprograms** (synchronous procedure call)
- iii. (shared) **access** to data, subprograms(- group), bus
- (b) **flow specification** (3(32)) (across a sequence of subcomponents)
- (c) **modes** (3(29)) represent operational states of components in the modeled physical system; a mode change can change the set of active components and connections.
- (d) **properties** (3(9)) property has a name, a type and a value

Syntax to be added

2. Feature group (AADL 8.1, for information)

(8(3)) Feature groups represent groups of component features. Feature groups can contain feature groups. Feature groups can be used anywhere features can be used. Within a component, the features of a feature group can be connected to individually. Outside a component, feature groups can be connected as a single unit.

(8.1(L2)) A feature group type can be declared to be the inverse of another feature group type, as indicated by the reserved words *inverse of* and the name of a feature group type.

(8.1(5)) The *inverse of* reserved words of a feature group type declaration indicate that the feature group type represents the complement to the referenced feature group type.

Two feature group types are considered to complement each other if the following holds:

(8.1(L9)) The number of feature or feature groups contained in the feature group and its complement must be identical;

(8.1(L10)) Each of the declared features or feature groups in a feature group must be a pair-wise complement with that in the feature group complement, with pairs determined by declaration order....

(8.1(L11)) If both feature group types have zero features, then they are considered to complement each other;

(8.1(L12)) Ports are pair-wise complementary if they have complementary direction (*out / in*, *in / out*, *in out / in out*), and are of the same port type. In the case of event data or data ports, the data component classifier reference must be identical;

(8.1(L13)) Access features are pair-wise complementary if they have complementary access direction (requires / provides, provides / requires), and have matching access classifiers with the matching criteria being identity.

3. Component implementation(AADL 3, 4.4)

(4(4))...A component implementation specifies the realization of a component variant, i.e., an internal structure for a component as an assembly of subcomponents.

Syntax to be added




Figure 1: Subcomponent inclusion

Subcomponent inclusion

- (a) **Software components**
- (b) **Execution platform components**
 - (virtual) bus may contain virtual bus.
 - Device may contain bus.
 - Memory may contain memory, bus.

- Processor may contain virtual processor, memory, (virtual) bus.
 - Virtual processor may contain virtual processor, virtual bus.
- (c) **System** may contain data, subprogram (group), process, (virtual) processor, memory, (virtual) bus, device, system

2.3.4 Connections

(3(31)) AADL connections specify patterns of control and data flow between individual components at runtime. A semantic connection can be made between a data component and threads that access the data component for data access connections,

a subprogram component and threads that require call access to the subprogram,

two threads,

the event port of a thread, device, or processor and a mode transition for mode transition connections.

a thread and a device or processor for port connections,

a bus component and buses, memory, processor, and device components for bus access connections,

(3(31)) ...A semantic connection is represented by a set of one or more connection declarations that follow the component hierarchy from the ultimate connection source to the ultimate connection destination.

3 Data

(5.1(1))A data component type represents a data type in source text. The internal structure of a source text data type, e.g., the instance variables of a class or the fields of a record, is represented by data subcomponents in a data component implementation. Provides subprogram access features of a data component type can model the concept of methods on a class or operations on an abstract data type. If provides subprogram access features are declared, the data component may only be accessed through the subprograms...

(5.1(2)) A data component classifier, i.e., a data component type name or a data component type and implementation name pair (separated by a dot .), is used as data type indicator in port declarations, subprogram parameter declarations, and data subcomponent declarations.

(5.1(4)) References to data components are modeled through provides and requires data access. Threads, processes, systems, and subprogram may access data by reference.

3.1 Data component

- Data components classifiers represent data types.
- Data subcomponents represent static data in source text. Only those components that explicitly declare required data access can access such sharable data subcomponents. Data subcomponents can be shared within the same process and across processes (if supported by the runtime system).
- When declared in a subprogram, that data subcomponent represents a local variable. This data can not be made accessible outside the subprogram through a provides data access declaration.
- References to data components are modeled through provides and requires data access.
- Data component classifier references are also used to specify the data type for data (event data) ports as well as subprogram parameters.




Figure 2: Data component graphical notation

Abstract syntax (5.1(10)) A data component type can have zero data implementation.

The table is in contradiction with (L3) A data implementation can contain abstract, data and subprogram subcomponents, and data property associations.

A data type does not provide data access (to its subcomponents). This point is discussed in the draft. A port connection can be established between a port P and an element E in a provided data access DA to P by DA.E.

$$Data ::= Data_type + Data_implementation$$

Data_type

Type		Implementation	
Features	<i>Provides</i> subprog. access	Subcomponents	abstract
	<i>Requires</i> subprog. (- group) access		data
		Subprog. calls	NO
		Connections	access
Flow spec, Mode	NO	Flows, Modes	NO

Figure 3: Data type and implementation

$Data_type ::= dataID \times \mathbf{opt}(\mathbf{list}(Data_feature)) \times \mathbf{opt}(\mathbf{list}(Data_property))$

$Data_feature ::= Feature_group + Provides_subprogram_access +$
 $Requires_subprogram_access + Requires_subprogram_group_access$

$Data_property ::= Access_Right_property + Concurrency_Control_Protocol_property + \dots$

Data implementation

$Data_implementation ::= dataID \times \mathbf{opt}(\mathbf{list}(Data_subcomponent)) \times$

$\mathbf{opt}(\mathbf{list}(Connection)) \times \mathbf{opt}(\mathbf{list}(Data_property))$

$Data_subcomponent ::= subcomponentID \times Data_subcomponent_reference$
 $\times \mathbf{opt}(\mathbf{list}(Property)) \times \mathbf{opt}(In_modes)$

$Data_subcomponent_reference ::= dataID + subprogramID$

3.2 Standard properties

1. Properties related to source text

Type_Source_Name: **aadlstring applies to** (data, port, subprogram);

Source_Name: **aadlstring applies to**
 (data, port, subprogram, parameter);

Source_Text: **inherit list of aadlstring applies to**
 (data, port, subprogram, thread, thread group, process, system, memory,
 bus, device, processor, parameter, feature group, package);

2. Properties specifying memory requirements

Source_Data_Size: Size **applies to**
(data, thread, thread group, process, system, subprogram, processor, device);

3. Data sharing properties

Access_Right. This property specifies the form of access that is permitted for a component. It could be *read_only*, *write_only*, *read_write*, *by_method*. Default value is *read_write*.

Access_Right : Access_Rights \Rightarrow read_write **applies to**
(Data, Bus, Data Access, Bus Access);
Access_Rights : **type enumeration** (read_only, write_only,
read_write, by_method);

Concurrency_Control_Protocol. This property specifies the concurrency control protocol used to ensure mutually exclusive access to a shared data component.

(5) Shared data may be accessed by multiple threads. Such potential concurrent access is controlled according to the Concurrency_Control_Protocol. (PLG not specified)

Concurrency_Control_Protocol: Supported_Concurrency_Control_Protocols
applies to (data);
Supported_Concurrency_Control_Protocols: **type enumeration**
(None_Specified, < project-specified >);

Default value is *None_Specified*: no concurrency control protocol. **AADLv2 does not specify the detailed project-specified protocols, but gives some example concurrency control protocols: *Interrupt_Masking*, *Maximum_Priority*, *Priority_Inheritance*, *Priority_Ceiling*, *Spin_Lock* and *Semaphore*. [1] implemented four kinds of concurrency control protocol: *NoneSpecified*, *Lock*, *BIP*, *PCP*.**

When a thread enters a critical region (when it is accessing a shared data component), a **Get_Resource** operation is performed on the shared data component. When it exit from a critical region, a **Release_Resource** operation is performed.

A method of implementation may choose to support only locking of one resource at a time, or locking of multiple resources simultaneously. What method?

4. **Input.Time** and **Output.Time** specify the time range over which a component has read or write access to a shared data component.

3.3 Data component access




Figure 4: Data component access

c1, c2, c3 are port connections, others are data access connections. It is not clear if connecting data elements in a data to requires_data_access is possible: in the rules one can see data_subcomponent_identifier . provides_data_access_identifier, but in the corresponding table, a data component does not provide data access to its subcomponents..

(6) Input_Time and Output_Time specify the time range over which a component has read or write access to a shared data component. The value of a shared data component is read or written through the use of a data variable that represents the shared data component, or through Get_Value and Put_Value service calls. Write access immediately updates the shared data component.

(7) Input_Rate and Output_Rate specify the rate at which a shared data component is accessed. The input rate specifies read accesses while the output rate specifies write accesses.

3.4 Behavior: critical region

(5.1(17)) Concurrent access to shared data is coordinated according to the concurrency control protocol specified by the Concurrency_Control_Protocol property value associated with the data component. A thread is considered to be in a critical region when it is accessing a shared data component. When a thread enters a critical region a Get_Resource operation is performed on the shared data component. Upon exit from a critical region a Release_Resource operation is performed If multiple data components with concurrency control protocols are accessed by a thread, the critical regions may be nested, i.e., the Get_Resource and Release_Resource operations are pair-wise nested for each data component. Furthermore, deadlock avoidance among threads accessing the same set of shared data components is assured by proper nesting of the critical regions across all of the threads.

(5.1(30)) The concurrency control protocol can be implemented through a number of concurrency control mechanisms such as mutex, lock, semaphore, or priority ceiling protocol. Appropriate concurrency control state is associated with the shared data component to maintain concurrency control. The protocol implementation must provide appropriate implementations of the Get_Resource and Release_Resource operations.

(5.4.3 (42)) The time a thread resides in a critical region in worst case is the duration of executing one thread dispatch.

Supported_Concurrency_Control_Protocols are not defined by the standard. Examples are given in AADL A.2. By default there is no control protocol.

3.5 Data in Polychrony

TODO. Clarify semantics of Data ↔ Data event connections

3.5.1 Data type

Data type can be represented by a free clock signal or signal structure containing inner data as fields. The *provides subprogram access* features of a data component type can model the concept of methods on a class of operations on an abstract data type.

For example:

```
data Message
  features
    update_message : provides subprogram access Update_address;
end Message;
```

```
data implementation Message.impl
  subcomponents
    name : data aadlstring;
    size : data aadlinteger;
    text : data aadlstring;
end Message.impl;
```

```
subprogram Update_address
  features
    message : in parameter Message;
end Update_address;
```

A corresponding Signal structure:

```
type Message = struct ( string name;
                        integer size;
                        string text; );
```

Simple data There is no problem to represent data types in Signal: at worst external types can be used to represent AADL types.

There are two categories of Signal-signals: the free clock1 signals (constants, state variables and free variables2) and the clocked signals (the use of which can generate clock constraints). An AADL-data can be represented as a free clock signal.

The problem of multiple accesses during a logical instant exists as for other AADL features.

Compound data A data that contains inner data can be represented by a free clock structure that contains inner data as fields.

3.5.2 Protected data

A Data that provides subprogram access can be represented by a (see) Signal server when concurrent access requires asynchronous features.

- A data subcomponent represents static data in the source text. Data in the source text that is sharable between threads.
- A data that provides subprogram access can be represented by a Signal server when concurrent access requires asynchronous features.

Data subcomponent declared in a subprogram A local data in the subprogram. It could be accessible only inside the subprogram.

Data subcomponent declared in a thread or process It could be shared between threads. Figure 5 gives an example of two threads want to access a shared data. The three components are declared in a same process. *Thread* require data access by feature *requires_data_access*, and *Thread2* provides data access by feature *provides_data_access*.




Figure 5: Data concurrency control

Two service calls *Get_Resource* and *Release_Resource* are performed to access the shared data. The *scheduler* will decide which thread could get the resource.

Get_Value service call returns the current value, and *Put_value* updates the data value.

The **Concurrency_Control_Protocol** should be taken into account (different control protocols as implemented in [1]), how to implement in Signal?

4 Subprogram

(5.2-(1)) A subprogram component represents sequentially executed source text that is called with parameters. A subprogram may not have any state that persists beyond the call (static data). Subprograms can have local variables that are represented by data subcomponents in the subprogram implementation.

(8.3(4)) A subprogram that is accessed by more than one component is shared and must be reentrant. The shared subprogram may be called by multiple threads. This may result in concurrent access to shared data components.

A subprogram models callable source text that is executed sequentially. A subprogram may be called by multiple threads or subprograms.

4.1 Subprogram component

(5.2-(6)) A subprogram type declaration specifies all interactions of the subprogram with other parts of the application source text. Subprogram parameters are specified as features of a subprogram type This includes in and in out parameters passed into a subprogram and out and in out parameters returned from a subprogram on a call, events being raised from within the subprogram through its out event port and out event data port, required access to static data by the subprogram are specified as part of the features subclause of a subprogram type declaration, and required access to subprograms that are contained in another component and are called by this subprogram. Syntax

4.1.1 Structure

4.1.2 Abstract syntax

$$\textit{Subprogram} ::= \textit{Subprogram_type} + \textit{Subprogram_implementation} \quad (1)$$

<i>Type</i>		<i>Implementation</i>	
Features	Out event (-data) port	Subcomponents	Abstract
	Feature group		Data
	Requires data access		
	Requires subprog. (- group) access	Subprog. calls	yes
	Parameter	Connections	yes
Flow spec, Mode	yes	Flows, Modes	yes

Figure 6: Subprogram structure

Subprogram type

$Subprogram_type ::= subprogramID \times \mathbf{opt}(\mathbf{list}(Subprogram_feature)) \times$
 $\mathbf{opt}(\mathbf{list}(Flow_spec)) \times \mathbf{opt}(\mathbf{list}(Modes))$
 $\times \mathbf{opt}(\mathbf{list}(Subprogram_property))$
 $Subprogram_feature ::= out_event_port + out_event_data_port + Feature_group$
 $+ Requires_data_access + Requires_subprogram_access$
 $+ Requires_subprogram_group_access + Parameter$
 $Subprogram_property ::= Actual_Subprogram_Call_property$
 $+ Subprogram_Call_Type_property + \dots$

Subprogram implementation

$Subprogram_implementation ::= subprogramID \times \mathbf{opt}(\mathbf{list}(Subprogram_subcomponent))$
 $\times \mathbf{opt}(\mathbf{list}(Subprogram_call)) \times \mathbf{opt}(\mathbf{list}(Connection))$
 $\times \mathbf{opt}(\mathbf{list}(Flow_implementation)) \times \mathbf{opt}(\mathbf{list}(End_to_end_flow))$
 $\times \mathbf{opt}(\mathbf{list}(Modes)) \times \mathbf{opt}(\mathbf{list}(Subprogram_property))$
 $Subprogram_subcomponent ::= subcomponentID \times Subprogram_subcomponent_reference$
 $\times \mathbf{opt}(\mathbf{list}(Property)) \times \mathbf{opt}(In_modes)$
 $Subprogram_subcomponent_reference ::= dataID$

1. *out_event_port* is a *Event_port* whose *port_direction* is *out*.
2. *out_event_data_port* is a *Event_data_port* whose *port_direction* is *out*.

4.1.3 Standard properties

- Properties related to source text

Source_Name

Source_Text

Source_Language

- Properties specifying memory requirements

Source_Code_Size

Source_Data_Size

Source_Stack_Size

Source_Heap_Size

- Execution related properties

Compute_Execution_Time: Time_Range

Compute_Deadline: Time

- Remote subprogram call related properties.

Subprogram_Call_Type specifies whether the call is to be performed synchronous or semi-synchronous. In case of a semi-synchronous call, the use of the result is may be suspended until the result is available.

Subprogram_Call_Type: **enumeration** (Synchronous, SemiSynchronous)
 ⇒ Synchronous **applies to** (subprogram);

4.2 Subprogram call

5.2-(2)) Subprograms can be called from threads and from other subprograms. These calls are sequential calls local to the virtual address space of the thread. Subprograms can also be called remotely from threads in other virtual address spaces. A subprogram call sequence is declared in a thread implementation or in a subprogram implementation. Subprogram call sequences may be mode-specific. Subprogram calls may be local, i.e., to an instance of the subprogram in the same process as the caller, or they may be remote, i.e., to subprogram instances in other processes.

(5.2-(C2)) A subprogram call must reference a subprogram implementation.
(PLG: subprogram calls can be queued)

4.3 Parameter connection

(9.2-(1)) ... Parameter connections may be declared from an in data or event data port or in out data or event data port of the containing thread to a subprogram call in or in out parameter. Parameter connections also ... follow the containment hierarchy of subprogram calls nested in other subprograms.

PLG: it seems that a data component (access) cannot be connected to a parameter; the syntax does not allow it.

(L3) If the parameter connection declaration represents a parameter connection between sibling components, then the source must be an out or an in out parameter and the destination must be an in or an in out parameter (PLG: parameter ↔ port forbidden). Furthermore, the source must be a parameter of a preceding subprogram call in the call sequence, and the destination must be a parameter of a succeeding subprogram call in the call sequence.

(PLG: when a subprogram call is in a subprogram are parameter↔port connections forbidden ?)

4.4 Behavior

(2) For parameter connections, data transfer occurs at the time of the subprogram call and call return. In the case of subprogram calls to remote subprograms, the data is first transferred to a local proxy and from there passed to the remote subprogram.

(5.2-(14)) Ordering of subprogram calls is by default the order of the subprogram call declarations. Annex-specific notations, e.g., the Behavior Annex, can be introduced to allow for other call order specifications, such as conditional calls and iterations.

(5.2-(15)) The flow of parameter values between subprogram calls as well as to and from ports of enclosing threads is specified through parameter connection declarations.

(5.2-(L3)) Only one subprogram call sequence can apply to a given mode. In other words, a mode identifier can be specified in the in_modes subclause of at most one subprogram call sequence.

((5.2-(19)) A subprogram is executed within the calling AADL-thread or within a called component while calling AADL-thread is suspended. It is executed within a called component when the call refers to:

- Subprogram access to subprogram component in another AADL-thread,
- Subprogram access to a provides subprogram access feature in a device,
- Subprogram access of a processor (operating system),

- Subprogram classifier and the call has a subprogram call binding property that refers to provides subprogram access in other AADL-thread.

In all other cases execution remains within the calling AADL-thread.

4.5 Subprogram in Polychrony

If there is no recursive call, one can consider a subprogram as a standard aperiodic thread that has a dispatch event to which all calls are connected.

A subprogram seems to be a standard aperiodic AADL-thread with specific syntactic synchronous signals named parameters. A subprogram differs from a standard thread in the computing of C and T and the thread scheduling: when an AADL-thread TH1 send values to a standard AADL-thread TH2, the execution of TH1 code is not necessary stopped. And TH2 cannot send values to TH1 in the same period. At the opposite, if a thread TH1 send input parameters to a thread subprogram THS2, those parameters are immediately sent, TH1 is suspended (with its C remaining equal to 1) awaiting for output parameters from THS2 in the same period.

A parameter can be seen as a data port; the *Input_Time* of an input parameter is the dispatch event of THS2, the *Output_Time* of an output parameter is the complete event of THS2. Parameters are connected by immediate connection.

Multiple calls in the same logical instant are analogous to simultaneous arrivals of dispatching events in an aperiodic AADL-thread. To guarantee the correct synchronization of those parameters, the input parameters are grouped in a Signal structure type, and thus received as a single event data port named *InParameter* connected to the dispatch port of the thread. The same is done for out parameters grouped in *ReturnResult*. In out parameters are split on *InParameter* and *ReturnResult* fields. The *InParameter* and *OutParameter* have the suitable properties. They are connected with respect to expected calling behavior.

To check: is a Subprogram call considered as a dispatch event of the AADL-thread that provides the Subprogram access ? If not, when is the call executed ?

Finally a subprogram can be implemented as a Signal-procedure if such a feature is added to Signal.

A subprogram can be considered as a standard aperiodic thread that has a dispatch event to which all calls are connected.

A parameter can be seen as a data port: the **Input_Time** is dispatch, and **Output_Time** is complete.

Synchronous call The input parameters are grouped in a Signal structure, named *InParameter*, and the out parameters are grouped in *ReturnResult*. In out parame-

ters are split on *InParameter* and *ReturnResult* fields. Figure 7.




Figure 7: Subprogram

Semi-synchronous call The use of the result is may be suspended until the result is available. When?

5 Subprogram group

(5.3-(1)) Subprogram groups represent groups of subprogram features, i.e., libraries of subprograms. Subprogram groups can be made accessible to other components through subprogram group access features and subprogram group access connections. This grouping concept allows the number of connection declarations to be reduced, especially at higher levels of a system when a number of provided subprograms from one subcomponent and its contained subcomponents must be connected to requires subprogram access in another subcomponent and its contained subcomponents. The content of a subprogram group is declared through a subprogram group type declaration. This declaration is then referenced when subprogram groups are declared as subcomponents.

A subprogram represents a subprogram library.

5.1 Abstract syntax

$$\begin{aligned} \text{Subprogram_group} ::= & \text{Subprogram_group_type} \\ & + \text{Subprogram_group_implementation} \end{aligned} \quad (2)$$

Subprogram_group_type

$Subprogram_group_type ::= subprogram_group_ID \times \mathbf{opt}(\mathbf{list}(Subprogram_group_feature))$
 $\quad \times \mathbf{opt}(\mathbf{list}(Subprogram_group_property))$
 $Subprogram_group_feature ::= Feature_group + Subprogram_access$
 $\quad + Requires_subprogram_group_access$
 $Subprogram_group_property ::=$

Subprogram_group_implementation

$Subprogram_group_implementation ::= subprogram_group_ID$
 $\quad \times \mathbf{opt}(\mathbf{list}(Subprogram_group_subcomponent)) \times \mathbf{opt}(\mathbf{list}(Connection))$
 $\quad \times \mathbf{opt}(\mathbf{list}(Subprogram_group_property))$
 $Subprogram_group_subcomponent ::= subcomponentID$
 $\quad \times Subprogram_group_subcomponent_reference$
 $\quad \times \mathbf{opt}(\mathbf{list}(Property)) \times \mathbf{opt}(In_modes)$
 $Subprogram_group_subcomponent_reference ::= subprogramID$

6 Thread

(5.4-(1)) A thread represents a sequential flow of control that executes instructions within a binary image produced from source text. A thread models a schedulable unit that transitions between various scheduling states. A thread always executes within the virtual address space of a process, i.e., the binary images making up the virtual address space must be loaded before any thread can execute in that virtual address space.

6.1 Structure

(from 5.4-(2)) An AADL-thread contains a predeclared in event port named Dispatch, and two predeclared out event ports named Complete and Error; those ports cannot be user-declared (L3). As other ports, they may be connected (or not).

6.2 Abstract syntax

$$Thread ::= Thread_type + Thread_implementation \quad (3)$$

<i>Type</i>		<i>Implementation</i>	
Features	port	Subcomponents	abstract
	Feature group		data
	<i>Provides, Requires</i> data access		subprogram(- group)
	<i>Provides, Requires</i> subprog. (- group) access	Subprog. calls	yes
Flow spec, Mode	yes	Connections	yes
		Flows, Modes	yes

Figure 8: Thread structure

Thread_type

$$\text{Thread_type} ::= \text{threadID} \times \mathbf{opt}(\mathbf{list}(\text{Thread_feature})) \times \mathbf{opt}(\mathbf{list}(\text{Flow_spec})) \\ \times \mathbf{opt}(\mathbf{list}(\text{Modes})) \times \mathbf{opt}(\mathbf{list}(\text{Thread_property}))$$

$$\text{Thread_feature} ::= \text{Port} + \text{Feature_group} + \text{Data_access} \\ + \text{Subprogram_access} + \text{Subprogram_group_access}$$

$$\text{Thread_property} ::= \text{Dispatch_Protocol_property} + \text{Priority_property} + \dots$$

Thread implementation

$Thread_implementation ::= threadID \times \mathbf{opt}(\mathbf{list}(Thread_subcomponent))$
 $\times \mathbf{opt}(\mathbf{list}(Subprogram_call)) \times \mathbf{opt}(\mathbf{list}(Connection))$
 $\times \mathbf{opt}(\mathbf{list}(Flow_implementation)) \times \mathbf{opt}(\mathbf{list}(End_to_end_flow))$
 $\times \mathbf{opt}(\mathbf{list}(Modes)) \times \mathbf{opt}(\mathbf{list}(Thread_property))$
 $\times \mathbf{opt}(\mathbf{list}(Annex_subclause))$
 $Thread_subcomponent ::= subcomponentID \times Thread_subcomponent_reference$
 $\times \mathbf{opt}(\mathbf{list}(Property)) \times \mathbf{opt}(In_modes)$
 $Thread_subcomponent_reference ::= dataID + subprogramID + subprogram_group_ID$
 $Subprogram_call ::= subprogram_call_ID \times Called_subprogram$
 $\times \mathbf{opt}(\mathbf{list}(Subprogram_call_property))$
 $Called_subprogram ::= subprogramID + provides_subprogram_access_ID$
 $+ requires_subprogram_access_ID$
 $Subprogram_call_property ::=$
 $Annex_subclause ::= annexID \times Annex_spec \times \mathbf{opt}(In_modes)$

6.3 Standard properties

- Properties related to source text (...)

Source_Text

Source_Language

see also (21) p.86

- Properties specifying memory requirements

Source_Code_Size

Source_Data_Size

Source_Stack_Size

Source_Heap_Size

- Properties specifying dispatch properties

Dispatch_Protocol specifies the dispatch behavior for a thread.

Dispatch_Protocol: Supported_Dispatch_Protocols

Period (mandatory if Dispatch_Protocol is periodic or sporadic)

Period: **inherit** Time **applies to**
(thread, thread group, process, system, device, virtual processor);

Dispatch_Offset: Time (only if Dispatch_Protocol is periodic)

Deadline specifies the maximum amount of time allowed between a thread dispatch and the time that thread begins waiting for another dispatch.

Deadline: **inherit** Time *Rightarrow* Period
applies to (thread, thread group, process, system, device);

Input_Time: IO_Time.Spec

Output_Time: IO_Time.Spec

Priority specifies the priority of the thread that is taken into consideration by some scheduling protocols in scheduling the execution order of threads.

Priority: **inherit aadlinteger** **applies to**
(thread, thread group, process, system, device);

- Properties specifying execution entrypoints and timing constraints: those properties are defined for STEP in Initialize, Compute, Activate, Deactivate, Recover, Finalize

STEP_Execution_Time: Time_Range

STEP_Deadline: Time

STEP_Entrypoint, STEP_Entrypoint_{Call_Sequence, Source_Text}

- Properties specifying constraints for binding

...

- Properties related to mode switching and scheduling

Synchronized_Component: inherit aadlboolean \Rightarrow true

Active_Thread_Handling_Protocol: inherit Supported_Active_Thread_Handling_Protocols \Rightarrow abort

Active_Thread_Queue_Handling_Protocol: inherit enumeration (flush, hold) \Rightarrow flush

Activation_Mode: enumeration (initial, resume)

6.4 Behavior

(5.4-(2))... A thread can be active in a particular mode and inactive in another mode. As a result a thread may transition between an active and inactive state as part of a mode switch. Only active threads can be dispatched and scheduled for execution. Threads can be dispatched periodically or as the result of explicitly modeled events that arrive at event ports, event data ports, or at a predeclared in event port called Dispatch. Completion of the execution of a thread dispatch will result in an event being delivered through the predeclared Complete event out port if it is connected.

(5.4-(3)) If the thread execution results in a fault that is detected, the source text may handle the error. If the error is not handled in the source text, the thread is requested to recover and prepare for the next dispatch. If an error is considered thread unrecoverable, its occurrence is propagated as an event through the predeclared Error out event data port.

(5.4.3 (39)) A scheduler selects one thread from the set of threads in the ready state to run on one processor according to a specified scheduling protocol. It ensures that only one thread is in the running state on a particular processor.

6.4.1 Predeclared ports

- **Dispatch:** If this port is connected, (ie is a destination in a connection), then the arrival of an event results in the dispatch of the AADL-thread. Events arriving on other (data-) event do not dispatch the AADL-process but are queued. (PLG: Dispatch event Overflow Handling Protocol cannot be defined ??)
- **Complete:** If this port is connected, an event is raised when the execution of the AADL-thread completes. (PLG: no possible overflow)
- **Error:** If this port is connected, an event is raised when an unrecoverable error is detected. (PLG: execution is stopped; no possible overflow)

6.4.2 Real time counters

An AADL-thread THREAD holds two timing values: C which is its actual execution time, and T which is its elapsed time. C and T are times in the reference time of the processor (PROC) THREAD executes on . The actual execution time is the time accumulating while THREAD actually runs on PROC; the elapsed time is the time accumulating since the last dispatch of THREAD. In nominal behavior, C and T are reset to 0 when the AADL-process is dispatched ($C:=0$, $T:=0$ in automata), C continuously increases when THREAD is computing ($\delta C=1$ in automata), T continuously increases until THREAD completion ($\delta T=1$ in automata) (PLG: there

is here some personal interpretation concerning T). $\delta X=0$ means that X remains unchanged.

6.4.3 Dispatch_Protocol

(5.4.1(28)) The Dispatch_Protocol property of a thread determines the characteristics of dispatch requests to the thread. The Enabled function determines when a transition to performing thread computation will occur. The Wait_For_Dispatch invariant captures the condition under which the Enabled function is evaluated. The consequence of a dispatch is the execution of the entrypoint source text code sequence Subprogram access at its current execution position. This position is set to the first step in the code sequence and reset upon completion.

(5.4.1(16)) ...If a dispatch request is received for a thread while the thread is in the compute state, this dispatch request is handled according to the specified Overflow_Handling_Protocol for the event or event data port of the thread.

An AADL-thread THREAD can have one of the following Dispatch_Protocols:

1. **periodic**(29,30): a dispatch request is issued to THREAD at time intervals of the specified Period property value. THREAD can have a **Dispatch_Offset** property value, set to 0 by default, that allows user defined alignment of logically synchronous AADL-threads. Arrival of event (-data) will not result in a dispatch. Events and event data are accessible (PLG ????) to a periodic AADL-thread. (PLG: clarify event (-data) queuing).
 - (a) Enabled is $T = \text{Period} + \text{Dispatch_Offset}$
 - (b) Wait_For_Dispatch is $T \leq \text{Period} + \text{Dispatch_Offset}$.
 - (c) The dispatch occurs at (PLG: immediately after) $T = \text{Period} + \text{Dispatch_Offset}$.
2. **aperiodic**(31): a dispatch request is issued to THREAD when a triggering event occurs; there is no constraint on the inter-arrival time of triggering events. A triggering event occurs when:
 - (a) an event (-data) arrives at an event (-data) port of THREAD with empty queue
 - (b) a subprogram call arrives at a *provides* access feature of THREAD
 - (c) THREAD raises its *complete* event and an event is already queued in some of its event (-data) port features
3. **sporadic**(32): dispatch requests are the same as in the aperiodic Dispatch_Protocol, but the time interval between successive dispatch requests will never be less than the associated **Period** property value.

4. **timed**(33): dispatch requests are the same as in the aperiodic Dispatch_Protocol, but the time interval between two successive dispatch requests will never be more than the associated Period property value. Thus an event time-out is raised to Dispatch if $T = \text{Period}$. The **Dispatch_Offset** property does not apply. ([PLG contradiction with definition of Period p. 268, where Period is not allowed here](#)).
5. **hybrid**(34): dispatch requests are those of the aperiodic Dispatch_Protocol, completed by those of the periodic Dispatch_Protocol, for which a periodic clock T_p is required; thus a supplementary event is raised to dispatch when $T_p = \text{Period}$. The **Dispatch_Offset** property does not apply. ([PLG contradiction with definition of Period p. 268, where Period is not allowed here](#)).
6. **background**(36): the AADL-thread is dispatched immediately upon completion of its initialization entrypoint execution. A background AADL-thread is Mode insensitive.

(5.4(9)) For periodic threads arrival of events or event data will not result in a dispatch. Events and event data are accessible to a periodic thread...

(5.4.6??(86)) A method of implementing a system must support the periodic dispatch protocol. A method of implementation may support only a subset of the other standard dispatch protocols. A method of implementation may support additional dispatch protocols not defined in this standard.

6.4.4 Thread states and state transition

(5.4.1 (15)) When a mode switch is initiated, a thread that is part of the old mode and not part of the new mode exits the mode by transitioning to the suspended awaiting mode (SAM) state after performing thread deactivation during the mode change in progress system state (see Figure 20). If the thread is periodic and its Synchronized_Component property is true, then its period is taken into consideration to determine the actual mode switch time (???? see Sections 12 and 13.3 for detailed timing semantics of a mode switch). If an aperiodic or a sporadic thread is executing a dispatch when the mode switch is initiated, its execution is handled according to the Active_Thread_Handling_Protocol property.

A thread that is not part of the old mode and part of the new mode enters the mode by transitioning to the suspended awaiting dispatch (SAD) state after performing thread activation.

(5.4.3 (39)) A thread initially enters the ready state. A scheduler selects one thread from the set of threads in the ready state to run on one processor according

to a specified scheduling protocol. It ensures that only one thread is in the running state on a particular processor.

States and “normal” transitions (assert ignored) let **SRC** in {**AADL-process**, **vprocessor**, **processor**, **system**}

- **TH**: AADL-thread halted(14), (AADL-thread not in a current Mode)
 $(? loaded(AADL - process) \wedge ! dispatch\ initialization) : T := 0, TH \rightarrow [PTI]$
 $(? AADL - threadexit(Mode) \vee ? AADL - threadenter(Mode)) : TH \rightarrow TH$
- **[PTI]**: performing AADL-thread initialization, (AADL-thread not in a current Mode)
 $let\ initialization\ completed = (started(system) \wedge ? complete\ initialization)$
 $\delta T = 1, \delta C \in \{0, 1\}?$
 $(THREAD\ is\ not\ part\ of\ the\ initial\ mode \wedge initialization\ completed) : [PTI] \rightarrow SAM$
 $(THREAD\ is\ part\ of\ the\ initial\ mode \wedge initialization\ completed) : [PTI] \rightarrow SAD$
PLG: Mode change during initialization?
- **SAM**: suspended awaiting mode(15) (AADL-thread not in a current Mode)
 $\delta T = \delta C = 0?$
 $(? AADL - threadenter(Mode) \wedge ! dispatch\ activation) : T := 0, SAM \rightarrow [PTA]$
 $(stop(SRC)) : T := 0, SAM \rightarrow [PTF]$
- **[PTF]**: performing AADL-thread finalize (AADL-thread not in a current Mode)
 $\delta T = 1, \delta C \in \{0, 1\}?$
 $(stopped(AADL - process)) : [PTF] \rightarrow TH$
PLG: Mode change during finalize?
- **[PTD]**: performing AADL-thread deactivation, (AADL-thread not in a current Mode)
 $\delta T = 1, \delta C \in \{0, 1\}?$

$(? \text{ complete deactivation}) : [PTD] \rightarrow SAM$

PLG: Mode change during deactivation?

- **[PTA]**: performing AADL-thread activation, (AADL-thread in current cMode)

$\delta T = 1, \delta C \in \{0, 1\}?$

$(? \text{ complete activation}) : [PTA] \rightarrow SAD$

$(\text{stop}(SRC)) : T := 0, [PTA] \rightarrow [PTF]$

PLG: exit(cMode) during activation?

- **SAD**: suspended awaiting dispatch(16) (AADL-thread in current cMode)

$\delta T = \delta C = 0?$

$(\text{Enabled}(T) \wedge ! \text{dispatch computation}) : T := 0, SAD \rightarrow [PTC]$

$(\text{stop}(SRC)) : T := 0, SAD \rightarrow [PTF]$

$(? \text{AADL-thread exit}(cMode)) : T := 0, SAD \rightarrow [PTD]$

- **[PTC]**: performing AADL-thread computation, (AADL-thread in possibly suspended current cMode)

$\delta T = 1? \delta C \in \{0, 1\}(\text{see inner state})$

$(? \text{ complete activation}) : [PTA] \rightarrow SAD$

PLG: AADL-thread exit(cMode) during computation in inner transitions

PLG: stop(SRC) during computation ?

- PLG: compute state, used in (5.4.1(16)) is not defined. In (16) we have If a dispatch request is received for an AADL-thread while the AADL-thread is in the compute state, this dispatch request is handled according to the specified Overflow_Handling_Protocol for the event or event data port of the AADL-thread. (???). Probably means super state performing AADL-thread computation

performing thread computation: inner states and transitions (AADL-thread in possibly suspended current cMode)

- **PTC.ready:**

– $\delta C = 0$

– $? \text{ resume} : \rightarrow PTC.Running$

- **PTC.Running:**

- $\delta C = 1$
- $? preempt : \rightarrow PTC.Ready$
- $! complete : \rightarrow null\ state$
- $(AADL-thread\ is\ background \wedge ? exit(cMode)) : \rightarrow PTC.Awaiting\ resume$
- $! call\ server\ subprogram : \rightarrow PTC.Awaiting\ return$
- $! Get_Resource : \rightarrow PTC.Awaiting\ resource$

- **AADL-thread is background PTC.Awaiting resume**

- $\delta C = 0$
- $? enter(cMode) : \rightarrow PTC.ready$

- **PTC.Awaiting return**

- $\delta C = 0$
- $? return\ server\ subprogram : \rightarrow PTC.ready$

- **PTC.Awaiting resource**

- $\delta C = 0$
- $? Release_Resource : \rightarrow PTC.Awaiting\ resource$

Specific states and “abnormal” transitions (see 5.4)

6.5 Thread in Polychrony

One can propose a uniform view of AADL-threads.

6.5.1 Expressiveness

The preemption mechanism cannot be fully described in Signal, due to possible invisible side effects. All other AADL mechanism can be described in full Signal (ie non endochronous Signal-processes). One suppose that an AADL-thread is split into atomic actions that contains no more than one external interaction (value output/input, subprogram call,...). If the source language is Signal, this splitting can be automatic (gray box construction).

6.5.2 Uniform view

A background AADL-thread is considered as an aperiodic AADL-process with one single dispatch and lowest priority.


An AADL-thread T is translated into a Signal-process P that has the same input/output as T (ports). This Signal-process P is embedded in a process that provides to P , accurate synchronizations and communications. One can find below the coarse principles to do it.

1. P is (automatically) structured into atomic components following the gray box principles (extended to IO equivalence, refining the I equivalence)
2. P is then nested in a container C_P that insures the correct scheduling and data transmission using FIFOs for event(data) ports thanks to a synchronization Signal-process SP and a communication manager CM . SP and CM communicate (for instance to determine the complete event).
 - The synchronization Signal-process SP owns the Signal-signals of P completed by the (data events or) events found in the (fig.5,6): ? event dispatch, event complete, event data mode, Get_resource, Release_resource. It is built thanks to properties of T (including the dispatch_property) and the Polychrony standard gray box scheduler of P . SP describes the (logical) clock behaviors resulting from T and inner features properties. SP has a companion Signal-process TSP that interfaces logical events and real-time. SP is composed with a companion Signal-process that manages timing constraints (intervals). It builds the dispatch event according to the dispatch protocol from DispatchEventRequest and PeriodEvent.
 - The communication manager CM interacts with (contains ?) port FIFOs to schedule event (data) actual delivering taking into account T and port properties (such as priorities,...). It has its own inner clock. For aperiodic, sporadic, timed, hybrid AADL-threads, it generates the Boolean Signal-signal DispatchEventRequest at each occurrence of complete event. DispatchEventRequest is false if all FIFO are empty, true otherwise. It generates the events required by ports synchronizations.
3. 1.The container C_P is used as a component in a real time container RT_C_P . C_P is composed with the companion Signal-process TSP that interfaces logical events and real-time:

TSP has the time unit as input (or the time value in the current hyperperiod) and computes C and T (or TSP receives T and computes C ,...). TSP generates

timed events resulting from time properties such as DeadlineEvent,... For a periodic, sporadic, timed, hybrid AADL-process TSP generates an event PeriodEvent.

In Figure 9, a thread is interpreted as a real-time container *RT_C_P*. It is composed of a timing environment *TSP* and a container *C_P*.



P: have the same input/output as thread T
 SP: a synchronization process
 CM: a communication manager, interact with port FIFO to schedule event (data) actual delivering
 C_P: a container, insure correct scheduling and data transmission
 TSP: a timing environment, generate timed events resulting from time properties
 RT_C_P: a real-time container

Figure 9: Thread

- The timing environment *TSP* handles the time properties, and generates timed events, such as *start* and *deadline*.
- The container *C_P* insures the correct data transmission (*SP* and *CM*) and execution (*P*).
- *SP* contains all the in ports and requires (data, bus or subprogram) access feature.

- *CM* contains all the out ports and provides (data, bus or subprogram) access feature. For aperiodic, sporadic threads, it generates a boolean signal *DispatchEventRequest* at each occurrence of complete event.
- *P* is a synchronous computation process. When it finishes, a *Complete* event is sent out. An *Error* event is generated when an unrecoverable error occurs.

Problem: Thread mode transition.

6.5.3 Remaining questions

1. Errors, event abort
2. Provides/require access
3. The details of the above description and the combination with other features translation may raise new problems.
4. Loops in the scheduler due to multiple input/output during the AADL logical time (i.e. dispatch-complete interval). Sequence type in Signal ?.
5. Define the precisely the morphism that transforms the Signal step gray box scheduler into an oversampled scheduler (ie input are cells, a single black box runs in an oversampled instant, following the initial static graph)

7 Thread group

(1) A thread group represents an organizational component to logically group threads contained in processes. The type of a thread group component specifies the features and required subcomponent access through which threads contained in a thread group interact with components outside the thread group. Thread group implementations represent the contained threads and their connectivity. Thread groups can have multiple modes, each representing a possibly different configuration of sub-components, their connections, and mode-specific property associations. Thread groups can be hierarchically nested.

PLG: An AADL-thread group has properties such as period, deadline,...priority,... What are the relations of these properties/constraints with the same properties in inner features ?

A thread group represents an organizational component to logically group thread contained in processes. A thread group does not represent a virtual address space nor does it represent a unit of execution. It must be directly or indirectly contained within a process.

7.1 Abstract syntax

$$\text{Thread_group} ::= \text{Thread_group_type} + \text{Thread_group_implementation} \quad (4)$$

Thread_group_type

$$\begin{aligned} \text{Thread_group_type} &::= \text{thread_group_ID} \times \text{opt}(\text{list}(\text{Thread_group_feature})) \\ &\quad \times \text{opt}(\text{list}(\text{Flow_spec})) \times \text{opt}(\text{list}(\text{Modes})) \times \text{opt}(\text{list}(\text{Thread_group_property})) \\ \text{Thread_group_feature} &::= \text{Port} + \text{Feature_group} + \text{Data_access} \\ &\quad + \text{Subprogram_access} + \text{Subprogram_group_access} \\ \text{Thread_group_property} &::= \end{aligned}$$

Thread_group_implementation

$$\begin{aligned} \text{Thread_group_implementation} &::= \text{thread_group_ID} \\ &\quad \times \text{opt}(\text{list}(\text{Thread_group_subcomponent})) \times \text{opt}(\text{list}(\text{Connection})) \\ &\quad \times \text{opt}(\text{list}(\text{Flow_implementation})) \times \text{opt}(\text{list}(\text{End_to_end_flow})) \\ &\quad \times \text{opt}(\text{list}(\text{Modes})) \times \text{opt}(\text{list}(\text{Thread_group_property})) \\ \text{Thread_group_subcomponent} &::= \text{subcomponentID} \\ &\quad \times \text{Thread_group_subcomponent_reference} \\ &\quad \times \text{opt}(\text{list}(\text{Property})) \times \text{opt}(\text{In_modes}) \\ \text{Thread_group_subcomponent_reference} &::= \text{dataID} + \text{subprogramID} \\ &\quad + \text{subprogram_group_ID} + \text{threadID} + \text{thread_group_ID} \end{aligned}$$

8 Process

(1) A process represents a virtual address space. The Runtime_Protection process property indicates whether this virtual address space is runtime protected, i.e., it represents a space partition unit whose boundaries are enforced at runtime. The virtual address space contains the program formed by the source text associated with the process and its subcomponents. A complete implementation of a process must contain at least one thread or thread group subcomponent.

(13) This standard permits dynamic virtual memory management or dynamic library linking after process loading has completed and thread execution has started. However, a method for implementing a system must assure that all deadline properties will be satisfied to the required level of assurance for each thread.

8.1 Structure

<i>Type</i>		<i>Implementation</i>	
Features	port	Subcomponents	abstract
	Feature group		data
	<i>Provides, Requires</i> data access		subprogram(- group)
	<i>Provides, Requires</i> subprog. (- group) access		thread(- group)
		Subprog. calls	<i>NO</i>
		Connections	<i>yes</i>
Flow spec, Mode	<i>yes</i>	Flows, Modes	<i>yes</i>

Figure 10: Process structure

8.2 Abstract syntax

A process represents a virtual address space. Threads of a process must be explicitly declared.

8.3 Abstract syntax

$$Process ::= Process_type + Process_implementation \quad (5)$$

Process.type

$$Process_type ::= processID \times \mathbf{opt}(\mathbf{list}(Process_feature)) \times \mathbf{opt}(\mathbf{list}(Flow_spec)) \times \mathbf{opt}(\mathbf{list}(Modes)) \times \mathbf{opt}(\mathbf{list}(Process_property)) \quad (6)$$

$$Process_feature ::= Port + Feature_group + Data_access + Subprogram_access + Subprogram_group_access \quad (7)$$

$$Process_property ::= Period_property + Priority_property + Actual_Processor_Binding_property + \dots \quad (8)$$

Process implementation

$$\begin{aligned}
\textit{Process_implementation} ::= & \textit{processID} \times \mathbf{opt}(\mathbf{list}(\textit{Process_subcomponent})) \\
& \times \mathbf{opt}(\mathbf{list}(\textit{Connection})) \times \mathbf{opt}(\mathbf{list}(\textit{Flow_implementation})) \times \mathbf{opt}(\mathbf{list}(\textit{End_to_end_flow})) \\
& \times \mathbf{opt}(\mathbf{list}(\textit{Modes})) \times \mathbf{opt}(\mathbf{list}(\textit{Process_property})) \quad (9)
\end{aligned}$$

$$\begin{aligned}
\textit{Process_subcomponent} ::= & \textit{subcomponentID} \times \textit{Process_subcomponent_reference} \\
& \times \mathbf{opt}(\mathbf{list}(\textit{Property})) \times \mathbf{opt}(\textit{In_modes}) \quad (10)
\end{aligned}$$

$$\begin{aligned}
\textit{Process_subcomponent_reference} ::= & \textit{dataID} + \textit{subprogramID} \\
& + \textit{subprogram_group_ID} + \textit{threadID} + \textit{thread_group_ID} \quad (11)
\end{aligned}$$

8.4 Standard properties

- Properties related to source text (...)

Source_Language

Source_Text

- Properties related to memory space

Runtime_Protection : inherit aadlboolean

- Inheritable AADL-thread properties

Period: inherit Time

Dispatch_Offset: Time

Deadline: inherit Time \Rightarrow value(Period)

Priority applies to: inherit aadlinteger

Synchronized_Component: inherit aadlboolean \Rightarrow true

Active_Thread_Handling_Protocol:inherit
Supported_Active_Thread_Handling_Protocols \Rightarrow abort

- Properties specifying execution entrypoints and timing constraints

Load_Time: Time_Range

Load_Deadline: Time

Startup_Deadline: Time

Startup_Execution_Time: inherit Time

- Properties specifying constraints for binding

PLG: An AADL-process has properties such as period, deadline,...priority,...
What are the relations of these properties/constraints with the same properties in
inner features ?

8.5 Process and Polychrony

Same question as for AADL-thread group concerning inheritance.

A standard Signal-process ? Following AADL definition of an AADL-process (a –virtual– address space), a notion of Object-process in Signal (or any other name) can correspond to shared variable scopes.

Check period, time-out, ... properties. They might impact connection delay by accumulation.

9 Execution platform components

9.1 Processor

A processor is an abstraction of hardware and software that is responsible for scheduling and executing threads and virtual processors that are bound to it.

Abstract syntax:

$$Processor ::= Processor_type + Processor_implementation \quad (12)$$

Processor_type

$$Processor_type ::= processorID \times \mathbf{opt}(\mathbf{list}(Processor_feature)) \times \mathbf{opt}(\mathbf{list}(Flow_type)) \\ \times \mathbf{opt}(\mathbf{list}(Modes)) \times \mathbf{opt}(\mathbf{list}(Processor_property))$$

$$Processor_feature ::= Provides_subprogram_access \\ + Provides_subprogram_group_access + Port + Feature_group \\ + Bus_access + Feature_group$$

$$Processor_property ::=$$

Processor implementation

$$\begin{aligned}
\text{Processor_implementation} ::= & \text{processorID} \times \mathbf{opt}(\mathbf{list}(\text{Processor_subcomponent})) \\
& \times \mathbf{opt}(\mathbf{list}(\text{Connection})) \times \mathbf{opt}(\mathbf{list}(\text{Flow_implementation})) \times \mathbf{opt}(\mathbf{list}(\text{End_to_end_flow})) \\
& \times \mathbf{opt}(\mathbf{list}(\text{Modes})) \times \mathbf{opt}(\mathbf{list}(\text{Processor_property})) \quad (13)
\end{aligned}$$

$$\begin{aligned}
\text{Processor_subcomponent} ::= & \text{subcomponentID} \times \text{Processor_subcomponent_reference} \\
& \times \mathbf{opt}(\mathbf{list}(\text{Property})) \times \mathbf{opt}(\text{In_modes}) \quad (14)
\end{aligned}$$

$$\begin{aligned}
\text{Processor_subcomponent_reference} ::= & \text{memoryID} + \text{busID} \\
& + \text{virtual_processor_ID} + \text{virtual_bus_ID} \quad (15)
\end{aligned}$$

9.2 Virtual processor

A virtual processor represents a logical resource that is capable of scheduling and executing threads and other virtual processors bound to them.

Abstract syntax:

$$\begin{aligned}
\text{Virtual_processor} ::= & \text{Virtual_processor_type} \\
& + \text{Virtual_processor_implementation} \quad (16)
\end{aligned}$$

Virtual_processor_type

$$\begin{aligned}
\text{Virtual_processor_type} ::= & \text{virtual_System_subcomponent_referenceprocessor_ID} \\
& \times \mathbf{opt}(\mathbf{list}(\text{Virtual_processor_feature})) \times \mathbf{opt}(\mathbf{list}(\text{Flow_type})) \\
& \times \mathbf{opt}(\mathbf{list}(\text{Modes})) \times \mathbf{opt}(\mathbf{list}(\text{Virtual_processor_property})) \quad (17)
\end{aligned}$$

$$\begin{aligned}
\text{Virtual_processor_feature} ::= & \text{Provides_subprogram_access} \\
& + \text{Provides_subprogram_group_access} + \text{Port} + \text{Feature_group} \\
\text{Virtual_processor_property} ::= & \quad (18)
\end{aligned}$$

Virtual_processor_implementation

$$\begin{aligned}
\text{Virtual_processor_implementation} &::= \text{virtual_processor_ID} \\
&\times \text{opt}(\text{list}(\text{Virtual_processor_subcomponent})) \times \text{opt}(\text{list}(\text{Flow_implementation})) \\
&\times \text{opt}(\text{list}(\text{End_to_end_flow})) \times \text{opt}(\text{list}(\text{Modes})) \times \text{opt}(\text{list}(\text{Virtual_processor_property}))
\end{aligned} \tag{19}$$

$$\begin{aligned}
\text{Virtual_processor_subcomponent} &::= \text{subcomponentID} \\
&\times \text{Virtual_processor_subcomponent_reference} \\
&\times \text{opt}(\text{list}(\text{Property})) \times \text{opt}(\text{In_modes})
\end{aligned} \tag{20}$$

$$\begin{aligned}
\text{Virtual_processor_subcomponent_reference} &::= \text{virtual_processor_ID} \\
&+ \text{virtual_bus_ID}
\end{aligned} \tag{21}$$

9.3 Memory

A memory represents an execution platform component that stores code and data binaries.

Abstract syntax:

$$\text{Memory} ::= \text{Memory_type} + \text{Memory_implementation} \tag{22}$$

Memory_type

$$\begin{aligned}
\text{Memory_type} &::= \text{memoryID} \times \text{opt}(\text{list}(\text{Memory_feature})) \\
&\times \text{opt}(\text{list}(\text{Modes})) \times \text{opt}(\text{list}(\text{Memory_property}))
\end{aligned} \tag{23}$$

$$\text{Memory_feature} ::= \text{Bus_access} + \text{Feature_group} \tag{24}$$

$$\text{Memory_property} ::= \tag{25}$$

Memory_implementation

$$\begin{aligned}
\text{Memory_implementation} &::= \text{memoryID} \times \text{opt}(\text{list}(\text{Memory_subcomponent})) \\
&\times \text{opt}(\text{list}(\text{Connection})) \times \text{opt}(\text{list}(\text{Modes})) \times \text{opt}(\text{list}(\text{Memory_property}))
\end{aligned} \tag{26}$$

$$\begin{aligned}
\text{Memory_subcomponent} &::= \text{subcomponentID} \times \text{Memory_subcomponent_reference} \\
&\times \text{opt}(\text{list}(\text{Property})) \times \text{opt}(\text{In_modes})
\end{aligned} \tag{27}$$

$$\text{Memory_subcomponent_reference} ::= \text{memoryID} + \text{busID} \tag{28}$$

9.4 Bus

A bus represents an execution platform component that can exchange control and data between memories, processors and devices.

Abstract syntax

$$Bus ::= Bus_type + Bus_implementation \quad (29)$$

Bus_type

$$\begin{aligned} Bus_type &::= busID \times \mathbf{opt}(\mathbf{list}(Bus_feature)) \times \mathbf{opt}(\mathbf{list}(Modes)) \\ &\quad \times \mathbf{opt}(\mathbf{list}(Bus_property)) \\ Bus_feature &::= Requires_bus_access + Feature_group \\ Bus_property &::= \end{aligned}$$

Bus_implementation

$$\begin{aligned} Bus_implementation &::= busID \times \mathbf{opt}(\mathbf{list}(Bus_subcomponent)) \times \mathbf{opt}(\mathbf{list}(Connection)) \\ &\quad \times \mathbf{opt}(\mathbf{list}(Modes)) \times \mathbf{opt}(\mathbf{list}(Bus_property)) \\ Bus_subcomponent &::= subcomponentID \times Bus_subcomponent_reference \\ &\quad \times \mathbf{opt}(\mathbf{list}(Property_assocaiton)) \times \mathbf{opt}(In_modes) \\ Bus_subcomponent_reference &::= virtual_busID \end{aligned}$$

9.5 Virtual bus

A virtual bus represents logical bus abstraction, such as a virtual channel or communication protocol.

Abstract syntax

$$Virtual_bus ::= Virtual_bus_type + Virtual_bus_implementation \quad (30)$$

Virtual_bus_type

$$\begin{aligned} Virtual_bus_type &::= virtual_busID \times \mathbf{opt}(\mathbf{list}(Modes)) \\ &\quad \times \mathbf{opt}(\mathbf{list}(Virtual_bus_property)) \\ Virtual_bus_property &::= \end{aligned}$$

Virtual_bus implementation

$$\text{Virtual_bus_implementation} ::= \text{busID} \times \mathbf{opt}(\mathbf{list}(\text{Virtual_bus_subcomponent})) \\ \times \mathbf{opt}(\mathbf{list}(\text{Modes})) \times \mathbf{opt}(\mathbf{list}(\text{Virtual_bus_property}))$$

$$\text{Virtual_bus_subcomponent} ::= \text{subcomponentID}$$

$$\times \text{Virtual_bus_subcomponent_reference}$$

$$\times \mathbf{opt}(\mathbf{list}(\text{Property})) \times \mathbf{opt}(\text{In_modes})$$

$$\text{Virtual_bus_subcomponent_reference} ::= \text{virtual_bus_ID}$$
9.6 Device

A device represents dedicated hardware within the system, entities in the external environment, or entities that interface with the external environment.

Abstract syntax

$$\text{Device} ::= \text{Device_type} + \text{Device_implementation} \quad (31)$$
Device_type

$$\text{Device_type} ::= \text{deviceID} \times \mathbf{opt}(\mathbf{list}(\text{Device_feature})) \times \mathbf{opt}(\mathbf{list}(\text{Flow_spec})) \\ \times \mathbf{opt}(\mathbf{list}(\text{Modes})) \times \mathbf{opt}(\mathbf{list}(\text{Device_property}))$$

$$\text{Device_feature} ::= \text{Port} + \text{Feature_group} + \text{Provides_subprogram_access} \\ + \text{Provides_subprogram_group_access} + \text{Bus_access}$$

$$\text{Device_property} ::=$$
Device_implementation

$$\text{Device_implementation} ::= \text{deviceID} \times \mathbf{opt}(\mathbf{list}(\text{Device_subcomponent})) \\ \times \mathbf{opt}(\mathbf{list}(\text{Connection})) \times \mathbf{opt}(\mathbf{list}(\text{Flow_implementation})) \times \mathbf{opt}(\mathbf{list}(\text{End_to_end_flow})) \\ \times \mathbf{opt}(\mathbf{list}(\text{Modes})) \times \mathbf{opt}(\mathbf{list}(\text{Device_property}))$$

$$\text{Device_subcomponent} ::= \text{subcomponentID} \times \text{Device_subcomponent_reference} \\ \times \mathbf{opt}(\mathbf{list}(\text{Property})) \times \mathbf{opt}(\text{In_modes})$$

$$\text{Device_subcomponent_reference} ::= \text{busID} + \text{virtual_bus_id}$$
10 System

(1) A system represents an assembly of interacting application software, execution platform, and system components. Systems can have multiple modes, each representing a possibly different configuration of components and their connectivity

contained in the system. Systems may require access to data and bus components declared outside the system and may provide access to data and bus components declared within. Systems may be hierarchically nested.

PLG: A system has properties such as period, deadline,... What are the relations of these properties/constraints with the same properties in inner features ?

A system represents an assembly of interacting application software, execution platform and system components.

10.1 Abstract syntax

$$\text{System} ::= \text{System_type} + \text{System_implementation} \quad (32)$$

System_type

$$\begin{aligned} \text{System_type} ::= & \text{systemID} \times \text{opt}(\text{list}(\text{System_feature})) \times \text{opt}(\text{list}(\text{Flow_spec})) \\ & \times \text{opt}(\text{list}(\text{Modes})) \times \text{opt}(\text{list}(\text{System_property})) \end{aligned} \quad (33)$$

$$\begin{aligned} \text{System_feature} ::= & \text{Port} + \text{Feature_group} + \text{Subprogram_access} \\ & + \text{Subprogram_group_access} + \text{Bus_access} + \text{Data_access} \end{aligned} \quad (34)$$

$$\begin{aligned} \text{System_property} ::= & \text{Actual_Processor_Binding_property} \\ & + \text{Priority_property} + \text{Period_property} + \dots \end{aligned} \quad (35)$$

System_implementation

$$\begin{aligned} \text{System_implementation} ::= & \text{systemID} \times \text{opt}(\text{list}(\text{System_subcomponent})) \\ & \times \text{opt}(\text{list}(\text{Connection})) \times \text{opt}(\text{list}(\text{Flow_implementation})) \times \text{opt}(\text{list}(\text{End_to_end_flow})) \\ & \times \text{opt}(\text{list}(\text{Modes})) \times \text{opt}(\text{list}(\text{System_property})) \end{aligned} \quad (36)$$

$$\begin{aligned} \text{System_subcomponent} ::= & \text{subcomponentID} \times \text{System_subcomponent_reference} \\ & \times \text{opt}(\text{list}(\text{Property})) \times \text{opt}(\text{In_modes}) \end{aligned} \quad (37)$$

$$\begin{aligned} \text{System_subcomponent_reference} ::= & \text{dataID} + \text{subprogramID} \\ & + \text{subprogram_group_ID} + \text{processID} + \text{processorID} + \text{virtual_processor_ID} \\ & + \text{memoryID} + \text{busID} + \text{virtual_bus_ID} + \text{deviceID} + \text{systemID} \end{aligned} \quad (38)$$

10.2 Component binding

(13(3)) A system instance is completely instantiated and bound if all threads are ultimately bound to a processor, all source text making up process address spaces are bound to memory, connections are bound to buses if their ultimate source and

destinations are bound to different processors, and subprogram calls are bound to remote subprograms as necessary.

(13(C1))Every mode-specific configuration of a system instance must have a binding of every process component to a (set of) memory component(s), and a binding of every thread component to a (set of) processor(s).

(C13(2) In the case of dynamic process loading, the actual binding may change at runtime. In the case of tightly coupled multi-processor configurations, such as dual core processors, the actual thread binding may change between members of an actual binding set of processors as these processors service a common set of thread ready queues.

(C13(4) A software component may be bound to multiple memory components.

(C13(5) A thread must be bound to a one or more processors. If it is bound to multiple processors, the processors share a ready queue, i.e., the thread execute on one processor at a time.

(13(C6) Multiple threads can be bound to a single processor.

10.3 System operation mode

(13) The set of all mode transitions specified for all components of a system instance form a set of concurrent mode transitions, called system operation modes (SOM). The set of possible SOMs is the cross product of the sets of modes for each component. That is, a SOM is a set of component modes, one mode for each component of the system. The initial SOM is the set of initial modes for each component. (PLG: this suggest a Global mode)

(14) The discrete variable Mode denotes a SOM. That is, the variable Mode denotes a possible discrete state that is defined by the mode hybrid semantic diagrams. Note that the value of Mode will in general change at various instants of time during system operation, although not in a continuous time-varying way.

(15) The SOM transition is requested whenever a mode transition in any component in the system instance is requested by the arrival of an event. A single event can trigger a mode switch request in one or more components. In a synchronized system, this event occurs logically simultaneously for all components, i.e., the resulting component mode switch requests are treated as a single SOM transition request.

(16) A mode transition of a thread internal mode, i.e., a mode declared in the thread or one of its subprograms, that is triggered by the component itself or is triggered by an event coming in through an event port of the thread, takes place at the next thread dispatch; if the event triggers both a mode transition and a dispatch, then the dispatch is considered to be the next dispatch.

(18) If several events occur logically simultaneously and are semantically connected to transitions in different components that lead out of their current mode or to different transitions out of the same mode in one component, then events are considered to have an implementation-dependent order that determines the mode transition for the mode switch resulting in the other events being ignored. (PLG: does this mean no queuing of mode transition triggers ?)

(19) After a SOM transition request has occurred, the actual SOM transition occurs in zero time, if no periodic threads are part of the old mode, otherwise, it occurs at the hyperperiod boundary of the old SOM...During that time, the system continues to operate in the old SOM and additional events that would result in a SOM transition from the current SOM are ignored.

(20) ... The hyperperiod is determined by the periods of those periodic threads whose Synchronizied_Component property is true and that are active in a given SOM. If this set of threads is empty, the mode transition is initiated immediately.

(21) At the time of actual SOM transition, the transition is performed to the new SOM that contains the destination modes of the requested component mode switch(es). The hyperperiod for the mode transition is determined by the set of thread to be active in the new SOM.

(22) A runtime transition between SOMs requires a non-zero interval of time, during which the system is said to be in transition between two system modes of operation. While a system is in transition, excluding the instants of time at the start and end of a transition, all arriving events that appear in transition edge declarations are ignored and will not cause any mode change.

(23) At the instant of time the mode-transition-in-progress state is entered, connections that are part of the old SOM and not part of the new SOM are disabled. For data connections, this means that the data value is not transferred into the in data port variable of the newly disabled thread.

(24) At the instant of time the mode-transition-in-progress state is entered, data is transferred logically simultaneously for all connections that are declared to be part of any of the component mode transitions making up the SOM transition. For data connections, this means that the data is transferred from the out data port such that its value becomes available at the first dispatch of the receiving thread.

(25) At the instant of time the mode-transition-in-progress state is entered, connections that are not part of the old SOM and part of the new SOM are enabled. For data connections, this means that the data value of a transition connection is transferred into the in data port variable of the newly enabled thread. If the in data port of the destination thread is not the destination of a transition connection, the data value of the out data port of the source thread is transferred into the in data port variable of the newly enabled thread. If the source thread is also activated as part of the mode transition, its out data port value is transferred after the thread

completes its activate entrypoint execution.

(26) When the mode-transition-in-progress state is entered, thread `exit(Mode)` is triggered for all threads that are part of the old mode and not part of the new mode. This results in the execution of deactivation entrypoints for those threads (see Figure 5) as described in Section 12.

(27) In addition, at the time the mode-transition-in-progress state is entered, thread `enter(Mode)` is triggered for threads that are part of the new mode and not part of the old mode. This permits those threads to execute their activation entrypoints (see Figure 5). In addition, for periodic threads this is immediately followed by their first compute entrypoint dispatch as described in Section 12.

(29) While the system is in the mode-transition-in-progress state, threads that are part of the old and new SOM continue to operate normally. SOM transition requests as resulting from raise events are ignored while the system instance is in the mode-transition-in-progress state.

(30) The system instance remains in the mode-transition-in-progress state until the next hyperperiod. This hyperperiod is determined by new SOM according to the rules stated earlier. At that time, the system instance enters `current_system_operation_mode` state and starts responding to new requests for SOM transition. (TG: what does it mean if there is no periodic thread in the new mode and how is it compatible with the protocols to handle threads that are in the performing computation state at the time instant of actual mode switch? cf. 12 (22))

PLG: what about queues and other pending actions

10.4 AADL and physical time

10.4.1 Perfect/unperfect real time(5.4.(5,6))

(13.3(11), p. 234) In a synchronized system, periodic threads are dispatched simultaneously with respect to a global clock. The hyperperiod of a set of periodic threads (PLG: sharing the same time reference) is defined to be the least common multiple of the periods of those threads.

(5.4.5 (61))...In the concurrent hybrid automata model for the complete system, ST is a single real-valued variable shared by all threads that is never reset and whose rate is 1 in all states. ST is called the reference timeline.

(5.4.5 (62)) Two periodic threads are said to be synchronized if, whenever they are both active in the current system mode of operation, they are logically dispatched simultaneously at (...) their hyperperiod. Two threads are logically dispatched simultaneously if the order in which all exchanges of control and data at that dispatch event are identical to the order that would occur if those dispatches were exactly dispatched simultaneously in true and perfect real time

(PLG ??? notion not defined in the standard). If all periodic threads contained in an application system are synchronized, then that application system is said to be synchronized.

(5.4.5 (64)) Within a synchronization domain, perfect synchronization may not occur in a physical system. (...) it is the responsibility of each physical implementation to take these imperfections into account when providing the synchronization domain for programmers (e.g. make sure your message transmission schedule includes enough margin for the message to get there by the time it is needed, taking into account these various effects in your particular implementation).

(5.4.6 (68)) Message-passing semantics of communication and thread execution is represented by aperiodic threads whose dispatch is triggered by arrival of messages and message may be queued in the event data port. This communication paradigm is insensitive to time, thus, not affected by multiple synchronization domains.

(5.4.6 (69)) Sampled data-stream semantics of communication and thread execution is represented by periodic threads and data ports. In this case the sampling of the input is sensitive to the reference time. AADL distinguishes between immediate and delayed connections for deterministic sampling, and sampling connections for non-deterministic sampling. Similarly, a periodic thread may non-deterministically sample event ports and event data ports, e.g., a health monitor sampling an alarm queue. Deterministic communication minimizes latency jitter, while non-deterministic communication can result in latency jitter in units of the sampling rate, the latter often leading to instability of latency sensitive applications such as control systems.

(5.4.6 (70)) In general, communication timing of immediate and delayed connections cannot be guaranteed when the connection crosses synchronization domains. In other words, those connections become sampling connections.

10.4.2 Asynchronous system (5.4.6)

In this section (???), one found:

(5.4.6(75)) The `Await_Dispatch` runtime service takes a mask and a trigger condition function as parameter. The mask specifies which ports are being considered in triggering the next dispatch of a thread. The trigger condition function, if present, is evaluated on the ports identified in the mask to determine when a dispatch should occur.

```

subprogram Await_Dispatch
  features
    PortMask : in parameter; -- List of ports that can trigger a dispatch
    ConditionFunction : subprogram;
end Await_Dispatch;

```

10.5 System and Polychrony

Same question as for AADL-thread group and process concerning inheritance.

Because in Signal, there is no notion of hardware component, a system is a composition of Signal-processes.

Check period, time-out, ... properties. They might impact connection delay by accumulation.

11 Features and shared access

A feature is a part of a component type definition that specifies how that component interfaces with other component.

Port features represent a communication interface for the exchange of data and events between components.

(4) Subprogram access features represent access to a subprogram to be called from other components, and the need for a component to call a subprogram instance locally or to call a subprogram remotely.

(5) Subprogram group access features represent sharing and required access to a subprogram library.

(6) Parameter features represent data values that can be passed into and out of subprograms.

(7) Data subcomponent access represents communication via shared access to data components.

(8) Bus subcomponent access represents physical connectivity of processors, memory, devices, and buses through buses.

(3) Feature groups represent groups of component features. Feature groups can contain feature groups. Feature groups can be used anywhere features can be used.

Abstract syntax of *Feature*

$Feature ::= Port + Parameter + Subcomponent_access + Feature_group$

$Subcomponent_access ::= Subprogram_access + Subprogram_group_access + Data_access + Bus_access$

11.1 Port

(1) Ports are logical connection points between components that can be used for the transfer of control and data between threads or between a thread and a processor or device. Ports are directional, i.e., an output port is connected to an input port. Ports can pass data, events, or both. Data transferred through ports is typed..... Incoming events may trigger thread dispatch or mode transitions. Properties specify the input and output timing characteristics of ports. Actual event and data transfer may be initiated by the runtime system of the execution platform or by Send_Output runtime service calls in the application source text.

Ports are directional. AADL distinguishes between three port categories: *data port*, *event port* and *event data port*.

An example:

```

thread threadA
  features
    portA: in data port {Timing  $\Rightarrow$  immediate };
    portB: in event port;
    portC: out event data port dataA {Output_Time  $\Rightarrow$  (Completion, 0.0ns .. 0.0ns)};
end threadA;

```

11.1.1 Abstract syntax of *Port*

$Port ::= Event_port + Data_port + Event_data_port$ (39)

$Basic_port ::= portID \times Port_direction \times \mathbf{opt}(\mathbf{list}(Port_property))$ (40)

$Event_port ::= Basic_port$ (41)

$Data_OR_Eventdata_port ::= Port_triggering \times \mathbf{opt}(Data_reference) \times Basic_port$ (42)

$Data_port ::= Data_OR_Eventdata_port[Port_triggering = no]$ (43)

$Event_data_port ::= Data_OR_Eventdata_port[Port_triggering = on]$ (44)

$Port_direction ::= \{in, out, \{in\ out\}\}$ (45)

$Port_triggering ::= \{on, no\}$ (46)

$Data_reference ::= dataID$ (47)

Note:

1. A *Port* belongs to three categories: *Data_port*, *Event_port* and *Event_data_port* (39).
2. A *Event_port* is specified by a *portID*, *Port_direction* and an optional list of *Port_property* (40).

3. A *Data_port* is a *Data_OR_Eventdata_port* whose *Port_triggering* is *no* (43).
4. A *Event_data_port* is a *Data_OR_Eventdata_port* whose *Port_triggering* is *on* (44).
5. *Port_direction* is an enumeration of {in, out, in_out } (45).
6. *portID* adheres to the naming rules specified for all identifiers.
7. A *Port_property* could be *Input_Time*, *Output_Time*, *Timing*, *Fan_out_policy* association and many others. The following table gives a brief view of properties that are associated to ports.

Property	In port			Out port		
	Event	Data	Event data	Event	Data	Event data
Input_Time	X	X	X			
Output_Time				X	X	X
Source_Name	X	X	X	X	X	X
Source_Text	X	X	X	X	X	X
Type_Source_Name	X	X	X	X	X	X
Required_Connection	X	X	X	X	X	X
Allowed_Connection_Binding_Class	X	X	X	X	X	X
Device_Register_Address	X	X	X	X	X	X
Timing		X			X	
Input_Rate	X	X	X			
Output_Rate				X	X	X
Compute_Entrypoint	X		X			
Compute_Entrypoint_Call_Sequence	X		X			
Compute_Entrypoint_Source_Text	X		X			
Compute_Execution_Time	X		X			
Compute_Deadline	X		X			
Allowed_Memory_Binding_Class		X	X		X	X
Allowed_Memory_Binding		X	X		X	X
Actual_Memory_Binding		X	X		X	X
Overflow_Handling_Protocol	X		X			
Queue_Size	X		X	X		X
Queue_Processing_Protocol	X		X	X		X
Dequeued_Items	X		X			
Dequeue_Protocol	X		X			
Fan_Out_Policy				X	X	X
Urgency	X	X	X			
Transmission_Type		X			X	
Base_Address	X	X	X	X	X	X

11.1.2 Standard properties

This section gives an explanation of some of the standard properties.

1. Properties related to source text (...)

Source_Name

Source_Text

2. Properties related to memory space (binding,...)

Device_Register_Address: aadlinteger

3. Property related to port connections

Required_Connection : aadlboolean \Rightarrow true

4. Properties related to IO policy

- **Input_Time** specifies the amount of execution time that can pass after dispatch before the input is frozen. Default value is dispatch with zero offset.

Input_Time: **list of** IO_Time_Spec \Rightarrow (Time \Rightarrow Dispatch;
Offset \Rightarrow 0.0 ns .. 0.0 ns;) **applies to** (port);
IO_Time_Spec : **type record** (Offset : TimeRange;
Time : IO_Reference_Time;);

Each possible value is a pair of *Time* (possible values: *Dispatch_Time*, *Start*, *Completion* and *NoIO*) and a time range *Offset*.

The **IO_Time_Spec** property specifies the amount of execution time *Offset* relative to a *Time* at which input or output occurs. The value consists of a reference point and time range pair.

Frozen: From the point of **Input_Time** on, any new arrived data (or event, or event data) is not available until the next **Input_Time**. It is sampled until the next **Input_Time** (Figure 11).




Figure 11: Input frozen

- **Output_Time** specifies the amount of execution time until completion at which output becomes available. Default value is completion with zero offset. Possible values: *Start*, *Completion*, *Deadline* and *NoIO*.

Output_Time: **list of** IO_Time_Spec \Rightarrow (Time \Rightarrow Completion;
Offset \Rightarrow 0.0 ns .. 0.0 ns;) **applies to** (port);

The output will be transmitted immediately if it is called by a **Send_output** service call, otherwise it will be sampled and sent out at **Output_Time**. (Figure 12)




Figure 12: Output_Time

Input_Time and **Output_Time** can have a list of values. Two Signal events *InEvent* and *OutEvent* are used to represent the **Input_Time** and **Output_Time**. They may have many occurrences.

- | |
|--|
| Input_Rate: Rate_Spec |
| Rate_Spec : type record (Time_Interval : TimeRange;
Rate_Distribution : Supported_Distributions;); |

An AADL in out port is translated into a front-end Signal-process depending upon the port properties to manage directed connections.

- | |
|------------------------|
| Output_Rate: Rate_Spec |
|------------------------|
- **Timing** property specifies the connection type of a data port.

Timing : enumeration (sampled, immediate, delayed) ⇒ sampled applies to (port);
--

(a) If **Timing** is declared as *immediate*, then **Output_Time** is *Completion* and **Input_Time** is *Start*.

(b) If **Timing** is declared as *delayed*, then **Output_Time** is *Deadline* and **Input_Time** is *Dispatch*.

Timing	Input_Time	Output_Time
<i>immediate</i>	<i>Start</i>	<i>Completion</i>
<i>delayed</i>	<i>Dispatch</i>	<i>Deadline</i>

- **Fan_Out_Policy** property specifies how the output is distributed to multiple recipients of a port with multiple outgoing connections. Default value is *Broadcast*.

Fan_Out_Policy: enumeration (Broadcast, RoundRobin, Selective, OnDemand) applies to (port);
--

A controller is needed to choose the recipients of an out port. (Figure 13.)




Figure 13: Fan_Out_Policy

Problem : In AS5506A v2, p136, “The **Input.Time** can be done for all ports by specifying the property value for the thread”. But the **Input.Time** property is defined only applies to a port, but not to a thread (p262).

Modification : p34 of MyAADLDigest, Deadline.Time is not the default value of **Output.Time**, but the Completion.Time is.

11.1.3 In out (common) port behavior

Rate properties (29) The **Input.Rate** and **Output.Rate** properties specify the rate at which input and output is expected to occur at the port with the associated property. By default the input and output rate of ports is the rate at which the thread executes. The rate can be fixed (periodic) or according to a distribution. An input or output rate higher than the dispatch rate of a thread indicates that multiple inputs or multiple outputs are expected during a single dispatch. An input or output rate lower than the dispatch rate of a thread indicates that inputs or outputs are not expected at every dispatch. If an **Input.Time** or **Output.Time** property is specified, then the number of values must be consistent with the rate. An input or output rate lower than the period indicates that input is not expected at every dispatch and that output is not expected to be transmitted at every dispatch.

Those rate properties will not generate anything but comments in Signal. The consistence between a (Input/Output).Time list statically defined and a (Input/Output).Rate given by a distribution is not obvious to understand as such. Moreover, a rate lower than the rate given by the size of the (Input/Output).Time results in a non-deterministic behavior. Thus, we should assume that (Input/Output).Time list gives the (maximal) number of (Input/Output) values between 2 dispatches in the current Mode. And we consider Rates as information for verification tools.

Input ports (13) Data, events, and event data arriving through incoming ports is made available to the receiving thread, processor, or device at a specified input time. From that point on any newly arriving data, event, or event data is not available to the receiving component until the next dispatch (PLG: **Input.Time**, not

really dispatch), i.e., the input is frozen.

(17) The Input_Time property can have a list of values. In this case it indicates that input is frozen multiple times for the execution of a dispatch.

1. Input_Time possible ReferencePoint

- **Dispatch_Time:** (the default value) input is frozen at dispatch time; the time reference is clock time.

$$T = 0.$$

- **Start_Time:** input is frozen at a specified amount of execution time into the execution. The time is within the specified time range. The time range must have positive values.

$$Start_Time_{low} \leq C \leq Start_Time_{high}.$$

- **Completion_Time:** input is frozen at a specified amount of execution time relative to execution completion. The time is within the specified time range. A negative time range indicates execution time before completion.

$$(C_{complete} + Completion_Time_{low}) \leq C \leq (C_{complete} + Completion_Time_{high})$$

where Ccomplete represents the value of c at completion time.

- **None:** input is not frozen. In other words, the port is excluded from making new input available to the source text. This allows users to specify that a subset of ports to provide input. The property value can be mode specific, i.e., a port can be excluded in one mode and included in another mode.

2. Actual input

(15) The Input_Time property can be used to explicitly specify an input time for ports. This can be done for all ports by specifying the property value for the thread, or it can be specified separately for each port. (PLG: may some ports inheriting thread property while others have their own specification?)

(40) A Receive_Input runtime service allows the source text of a thread to explicitly request port input on its incoming ports to be frozen and made accessible through the port variables....The Receive_Input service takes a mask parameter that specifies for which ports the input is frozen. (PLG: links with Input_Time ???)

(42) A Get_Value runtime service shall be provided that allows the source text of a thread to access the current value of a port variable. The service call returns the data value. Repeated calls to Get_Value result in the same value

to be returned, unless the current value is updated through a Receive_Input call or a Next_Value call.

PLG: as far as I understand these rules allow several freezing between two dispatches, not only at dispatch time as indicated in (13).

There are some questions concerning the consistency:

- Is it possible to freeze input after completion ? The reasonable answer is probably that a thread cannot emit complete before all Input_Time occurrences. But in AADL an Input_Time may follow the Completion_Time !!! How is this possible if the thread is not running (see (40) below) ??? Does this means that input freezing is done by some AADL implicit action ??? How this policy can be made consistent with hidden Receive_Input calls.
- Negative time associated with Completion_Time is generally not causal !!!

(9.1.4(28)) Arrival of events on event ports can also trigger a mode switch if the event port is named in a mode transition originating in the current mode (see Section 12). Events that trigger mode transitions are not queued at event ports.

3. Input ports and Polychrony

The input port behavior induces an event Signal-signal InEvent for a port. InEvent has as many occurrences as given by Input_Time list. This occurrences may be dynamically generated according to queue size, TimeOffset, ...

Output ports (27) The Output_Time property can have a list of values. In this case it indicates that output is transmitted multiple times as part of the execution of a dispatch.

Property specific to output port:

Fan_Out_Policy: enumeration (Broadcast, RoundRobin, OnDemand)

1. Output_Time possible ReferencePoint

- **Start_Time:** output is transmitted at a specified amount of execution time into the execution. The time is within the specified time range. The time range must have positive values.
 $Start_Time_{low} \leq C \leq Start_Time_{high}.$

- **Completion_Time:** output is transmitted at a specified amount of execution time relative to execution completion. The time is within the specified time range. A negative time range indicates execution time before completion.

$$(C_{complete} + Completion_Time_{low}) \leq C \leq (C_{complete} + Completion_Time_{high})$$

where $C_{complete}$ represents the value of c at completion time.

The default is completion time with a time range of zero, i.e., it occurs at $C = C_{complete}$

- **Deadline_Time:** (the default value) ; output is transmitted at deadline time; the time reference is clock time.

$$T = Deadline.$$

- **None:** output is not transmitted . In other words, the port is excluded from making new output from the source text. This allows users to specify that a subset of ports to provide output. The property value can be mode specific, i.e., a port can be excluded in one mode and included in another mode.

2. Fan_Out_Policy

The Fan_Out_Policy property indicates whether the output is passed to all recipients (Broadcast), to the next recipient ready to be dispatched (OnDemand), or the output is distributed evenly to the recipients (RoundRobin). If the property is not specified the default is Broadcast. If the fan out policy is OnDemand, a queue may be associated with the port through the use of the appropriate queue properties.

PLG: the exact title for these queue properties is In port queue properties ; more over the complementary wording in 8.2.3 does not mention queues associated with output ???? . Moreover an AADL-thread can probably wait for dispatch coming from several ports; if it is dispatched from one source, it should cancel the other demands,.....???? it's a very costly protocol

3. Actual output

(38) A Send_Output runtime service allows the source text of a thread to explicitly cause events, event data, or data to be transmitted through outgoing ports to receiver ports. The Send_Output service takes a mask parameter that specifies for which ports the transmission is initiated. Send_Output is a nonblocking service. (PLG: links with Output_Time ???)

(39) A Put_Value runtime service allows the source text of a thread to supply a data value to a port variable. This data value will be transmitted at the next

Send_Output call in the source text or by the runtime system at completion time or deadline.

PLG: These rules allow several sending between two dispatches.

There are some questions concerning the consistency:

- Is it possible to send after completion ? The reasonable answer is probably that a thread cannot emit complete before all Output_Time occurrences. But in AADL an Output_Time may follow the Completion_Time !!! How is this possible if the thread is not running (see (40) below) ??? Does this means that output is achieved by some AADL implicit action ??? How this policy can be made consistent with hidden Send_Output calls.
- Negative time associated with Completion_Time is generally not causal !!!

4. Output ports and Polychrony

The output port behavior induces an event Signal-signal OutEvent for a port. OutEvent has as many occurrences as given by Output_Time list. This occurrences may be dynamically generated according to queue size, TimeOffset, ... and Fan_Out_Policy.

A Fan_Out_Policy that is not the standard Broadcast policy, will generate a Signal-process in charge of this policy

11.1.4 Data port

(9) Data ports are intended for transmission of state data such as signals. Therefore, no queuing is supported for data ports. A thread can determine whether the input buffer of an in data port has new data at this dispatch by checking the port status trough a Get_Count service call, which is accessible through the port variable through a Get_Value service call. If no new data value has been received the old value is made available.

(9.1(L10))A data port cannot be the destination of more than one semantic port connection unless each semantic port connection is contained in a different mode.

(5.4.6(71))...data port connections across synchronization domains are sampled connections.

1. Aggregate data port

(8.1(6))The role of an aggregate data port is to make a collection of data from multiple outgoing data ports available in a time-consistent manner.

Time consistency in this context means that if a set of periodic threads is dispatched at the same time to operate on data, then the recipients of their data see either all old values or all new values. This is accomplished by declaring a data port, whose data classifier has an implementation with data components corresponding to the data of the individual data ports.

(8.1(7)) The functionality of an aggregate data port can be viewed as a thread whose only role is to collect the data values from several in data ports and make them available as an aggregate data record; on the receiving side an equivalent thread takes passes on the elements of the aggregate data record on to the respective out data ports of receiving threads....

2. Behavior

It seems that data ports can have multiple output and multiple input during an AADL thread dispatch

(24) By default, the output time, i.e., the time output is transmitted to connected components, is the completion time for data ports.

3. Data ports and Polychrony

Data port can be represented using cell Signal-process. A data port is close to a Signal-signal (several data ports can be synchronous).

An aggregate data port can be implemented as indicated in AADL-8.1(7), as a Signal-process that builds a struct before sending values, and counterpart one that breaks the struct before delivering individual flows.

So we need a Signal-process model for input data port and a Signal-process model for output data port. These models may be a unique common model..

A data port supports only one value. If no new data value has been received, the old value is made available. A data port port could be represented by a buffer, where a data written to the buffer remains there, until it is overwritten by a new one.

(a) In data port

- i. **Sampled.** The **Timing** property is specified as *sampled* or not specified.

A. One value of Input_Time

The *InEvent* (the actual input time) is under constraint of *Between* (Figure 14).

ReferenceTime is the reference time (Specified by **Input_Time** property, which could be *Dispatch*, *Start* ...). *timeunit* is the unit of two time offsets: *min_offset*, *max_offset*.




Figure 14: In data port (sampled)

B. A list of values of Input_Time

For example:

Input_Time: **list of** (Dispatch, 0.0ns .. 1.0ns) (Start, 0.0ns .. 1.0ns) **applies** to portA;

Each value will have a corresponding *min_offset*, *max_offset* and *ReferenceTime* (Figure 15). The *InEvent* satisfies the constraint.




Figure 15: In data port (sampled): a list of values

The *Frozen_data_port* copies the latest value of the *buffer* at specified time instant (*InEvent*). It can be represented by a cell and when operation. (Figure 16.)

- ii. **Immediate.** If the **Timing** property is declared as *immediate*, then the *InEvent* is *Start* (the **Input_Time** value is ignored). (Figure 17)
- iii. **Delayed.** If the **Timing** property is declared as *delayed*, then the *InEvent* is *Dispatch* (the defined **Input_Time** value is ignored). (Figure 18.)




Figure 16: Frozen_data_port


in data port (Immediate)

Figure 17: In data port (immediate)




Figure 18: In data port (delayed)

(b) Out data port

The Output is sent out at *OutEvent*. A *Distributor* will select the recipients depending on **Fan-Out Policy**.

- **Immediate.** If the **Timing** property is declared as *immediate*, the *OutEvent* is *Completion* (Figure 19). The value of **Output_Time** is ignored.


out data port (immediate)

Figure 19: Out data port (immediate)

- **Delayed.** Similar as *immediate*. **Output_Time** is ignored. The *OutEvent* is *Deadline*.

- **Sampled.** The *OutEvent* is restricted by a constraint *Between* (or *SeveralBetween*, depending on the how many values the *Output_Time* property specifies). (Figure 20)




Figure 20: Out data port (sampled)

- (c) **In out data port** In out data port is separated into in and out two ports?

11.1.5 Event (Event data) port

(10) Event data ports are intended for message transmission.... A receiving thread can get access to one or more data element in the queue according to the Dequeue_Protocol and Dequeued_Items properties. ...Individual element of the queue can be retrieved via the port variable using the Get_Value and Next_Value service calls. If the queue is empty the most recent data value is available.

(11) Event ports are intended for event and alarm transmission.... A receiving thread can get access to one or more events in the queue according to the Dequeue_Items property.

(9.1(16)) The AADL supports n-to-n connectivity for event and event data ports. A port may have multiple outgoing connections, i.e., its content is transmitted to multiple destinations. This means that each destination port receives an instance of the event, or event data being transmitted. (PLG claim not consistent with the above fan_out_policy ????) Similarly, event and event data ports can support multiple incoming connections resulting in sequencing and possibly queuing of incoming events and event data.

Event and event data ports can have a queue associated with them. By default, the incoming event (event data) ports of threads, devices and processors have queues.

1. Standard properties

- Port specific compute entrypoint properties for event and event data ports:

Compute_Entrypoint: classifier (Subprogram Classifier)

Compute_Execution_Time: Time_Range

Compute_Deadline: Time

(4) Event (-data) ports may dispatch a port specific Compute_Entrypoint. This permits threads with multiple event or event data ports to execute different source text sequences for events arriving at different event ports (PLG: suvh an entry is a black box in a gray box) If specified, the port specific Compute_Execution_Time and Compute_Deadline takes precedence over those of the containing thread.

- **Queue_Processing_Protocol.** Queues will be serviced according to this property, by default in a FIFO order. An event (event data) port could be represented by a Signal FIFO.

Queue_Processing_Protocol: Supported_Queue_Processing_Protocols ⇒ FIFO **applies to** (event port, event data port, subprogram access);

- **Queue_Size.** The default port queue size is 1.

Queue_Size: **aadlinteger** 0 .. Max_Queue_Size ⇒ 1 **applies to** (event port, event data port, subprogram access);

- **Dequeue_Protocol.** This property specifies the dequeuing option to the receiving application.

Dequeue_Protocol: **enumeration** (OneItem, MultipleItems, AllItems) ⇒ OneItem **applies to** (event port, event data port);

- **Dequeued_Items.** This property specifies the maximum number of items that are made available to the application when the input is frozen at input time.

Dequeued_Items: **aadlinteger** **applies to** (event port, event data port);

- **Overflow_Handling_Protocol.** This property determine the action, when an event (event data) arrives and the number of queued events is equal to the specified queue size.

Overflow_Handling_Protocol: **enumeration** (DropOldest, DropNewest, Error) ⇒ DropOldest **applies to** (event port, event data port, subprogram access);

2. Dispatch event (event data) port

(C1) The ports that trigger the dispatch must have a Input_Time property value of Dispatch_Time.

(20) If no event or event data port is explicitly connected to or associated by condition with the Dispatch port, then any incoming event or event data port can trigger the dispatch. The input of other ports that can trigger dispatch is not frozen. Input of the remaining ports is frozen according to the specified input time.

(21) If event and event data ports are explicitly connected to the Dispatch port, then only one of those port will trigger the dispatch. The input of other ports that can trigger dispatch is not frozen (PLG thus simultaneity only occurs for data ports or non dispatching event). Input of the remaining ports is frozen according to the specified input time.

(22) If a dispatch condition is specified (PLG: HOW ???, dispatch condition does not seem to be defined; is it the condition in Await_Dispatch runtime? If such, there is no hope to fully model dispatch in Signal if the condition is not written in Signal) then the logic expression determines the combination of event and event data ports that trigger a dispatch, and whose input is frozen as part of the dispatch. The input of other ports that can trigger dispatch is not frozen. Input of the remaining ports is frozen according to the specified input time.

(23) If an event port is associated with a component (including thread) containing modes and mode transition, and the mode transition names the event port, then the arrival of an event is a mode change request and it is processed according to the mode switch semantics.

(35) ... If such an incoming port is associated with a thread and the thread does not contain a mode transition naming the port, then the event or event data arriving at this port is added to the queue of the port. If the thread is aperiodic or sporadic and does not have its Dispatch event connected (PLG: in the current mode) , then each event and event data arriving and queued at any incoming ports of the thread results in a separate request for thread dispatch. PLG: what about other threads ?

Dispatch event and Polychrony A Signal-process is dedicated to generate the dispatch event (only for event driven AADL-threads).

3. Port queue

Queue properties for in event(-data) port:

Overflow_Handling_Protocol: enumeration (DropOldest, DropNewest, Error) ⇒ DropOldest
--

Urgency: aadlinteger 0 .. value(Max_Urgency)
--

Dequeued_Items: aadlinteger

Dequeue_Protocol: enumeration (OneItem, MultipleItems, AllItems) \Rightarrow OneItem

(30) ... If an event arrives and the number of queued events (and any associated data) is equal to the specified queue size, then the Overflow_Handling_Protocol property determines the action. If the Overflow_Handling_Protocol property value is

- Error, then an error occurs for the thread. ...
- DropNewest and DropOldest, the newly arrived or oldest event in the queue event is dropped.

(11) The number of queued event (data) elements accessible to a thread can be determined through the port variable using the Get_Count service call.

(31) Queues will be serviced according to the Queue_Processing_Protocol, (PLG: not defined in my copy) by default in a first-in, first-out order (FIFO). When an event-driven thread declares multiple in event and event data ports in its type and more than one of these queues are nonempty, the port with the higher Urgency property value gets serviced first. If several ports with the same Urgency are non-empty, then the Queue_Processing_Protocol is applied across these ports and must be the same for them. In the case of FIFO the oldest event will be serviced (global FIFO). It is permitted to define and use other algorithms for picking among multiple non-empty queues. Disciplines other than FIFO may be used for managing each individual queue.

(32) By default, one item is dequeued and made available to the source text through the port variable. The Dequeue_Protocol property specifies different dequeuing options.

- OneItem: (default) a single frozen item is dequeued and made available to the source text unless the queue is empty. The Next_Value service call has no effect.
- AllItems: all items that are frozen at input time are dequeued and made available to the source text via the port variable, unless the queue is empty. Individual items become accessible as port variable value through the Next_Value service call. (PLG meaning that values remain totally ordered)
- MultipleItems: multiple items can be dequeued one at a time from the frozen queue and made available to the source text via the port variable. One item is dequeued and its value made available via the port variable

with each *Next_Value* service call. Any items not dequeued remain in the queue and are available for the next dispatch.

(46, p.143) For each data or event data port declared for a thread, a system implementation method must provide sufficient buffer space within the associated binary image to unmarshall the value of the data type. Adequate buffer space must be allocated to store a queue of the specified size for each event data port.

4. Port queue and Polychrony

A Signal-process is dedicated to manage the port queue. It is made of a FIFO and a controller defined wrt to port queue rules.

To deliver multiple values, one can use an array with a companion counter (the number of meaningful values in the array) or introduce a new (?) type (bounded) sequence in Signal and associated operators (size, append, next,...)

In event (event data) port An event (event data) port could be represented by a pair of FIFOs (*Ex-FIFO* and *In-FIFO*) and a container of constraints. (Figure 21). *Ex-FIFO* receives inputs from other threads. At *InEvent* (constraint by **Input_Time** in *inIntervalle*), move (*Frozen*) some elements from *Ex-FIFO* to *In-FIFO*. The inputs arrived after the *InEvent* will be available at the next *InEvent*. The elements in *In-FIFO* will be used through *Next_Value* service call.




Figure 21: In event port

At **InEvent**, frozen the inputs: copy a number of elements of *Ex-FIFO* into internal FIFO (*In-FIFO*).

```

process Frozen_event_port = { integer Dequeue_number; }
(? event InEvent; FIFO Ex-FIFO;
! FIFO In-FIFO)
(|...|)

```

The *Dequeue_number* is decided by **Dequeue_Protocol** property.

Dequeue_Protocol	<i>Dequeue_number</i>
<i>AllItems</i>	actual number of <i>EX-FIFO</i>
<i>MultipleItems</i>	value of Dequeued_Items
<i>OneItem</i>	1

Out event (event data) port The Output is stored in a FIFO, and sent out at *OutEvent* time (Figure 22). The *OutEvent* is restricted by a constraint *inIntervalle* (or a list of constraints depending on the **Output_Time** value).




Figure 22: Out event port

Problem: Dispatch for aperiodic or sporadic thread?

If no event (event data) port is explicitly connected to or associated by condition with the Dispatch port, then any incoming event (event data) port can trigger the dispatch. The input of other ports that can trigger dispatch is not frozen. Input of the remaining ports is frozen according to the specified input time. (Not clear)

In out event (event data) port Separated as in and out event (event data) ports?

11.1.6 Port and Polychrony

An event (data) port differs from a Signal-signal in that a single Event (data) port is transmitted at each dispatch.

Event data ports can be represented by FIFOs (or FIFO pairs, the last FIFO contains the frozen values) or cell Signal-processes (extended at of Yue) following the port queue property.

Event ports can be represented by counters (?)

The meaning of frozen is not fully clear in my mind.

Persistence of queued events through mode transitions ?

11.2 Parameter

A parameter represents a data value that can be passed into and out of subprograms. Parameters are typed with a data classifier reference representing the data type.

(1) Subprogram parameter declarations represent data values that can be passed into and out of subprograms. Parameters are typed with a data classifier reference representing the data type.

11.2.1 Abstract syntax of *Parameter*

$$\begin{aligned} \text{Parameter} &::= \text{parameterID} \times \text{Parameter_direction} \times \text{opt}(\text{Data_reference}) \\ &\quad \times \text{opt}(\text{list}(\text{Parameter_property})) \\ \text{Parameter_direction} &::= \{in, out, \{in\ out\}\} \end{aligned}$$

11.2.2 Standard properties

11.2.3 Parameter and Polychrony

A parameter could be modeled as a Signal signal?

11.3 Subprogram and subprogram group access

11.3.1 Subprogram access

(8.3(1)) ... Subprogram access is used to model binding of a subprogram call (local or remote) to the subprogram instance being called.

1. Abstract syntax of *Subprogram_access*

$$\begin{aligned}
\textit{Subprogram_access} &::= \textit{subprogram_access_ID} \times \textit{Access_status} \times \\
&\quad \mathbf{opt}(\textit{Subprogram_reference}) \times \mathbf{opt}(\mathbf{list}(\textit{Subprogram_access_property})) \\
\textit{Subprogram_reference} &::= \textit{subprogramID} \\
\textit{Subprogram_access_property} &::= \textit{Queue_Size_property} + \\
&\quad \textit{Queue_Processing_Protocol_property} + \textit{Overflow_Handling_Protocol_property} + \dots
\end{aligned}$$

2. Standard properties

Input_Rate: Rate_Spec

Output_Rate: Rate_Spec

(8.3-(7)) Input_Rate and Output_Rate specify the rate at which a subprogram is called. (PLG: As rate in ports)

11.3.2 Subprogram group access

Abstract syntax of *Subprogram_group_access*

$$\begin{aligned}
\textit{Subprogram_group_access} &::= \textit{subprogram_group_access_ID} \times \textit{Access_status} \times \\
&\quad \mathbf{opt}(\textit{Subprogram_group_reference}) \times \mathbf{opt}(\mathbf{list}(\textit{Subprogram_group_access_property})) \\
\textit{Subprogram_group_reference} &::= \textit{subprogram_group_ID} \\
\textit{Subprogram_group_access_property} &::=
\end{aligned}$$

11.4 Data_access

Components can declare that they require access to externally declared data components. Components may provide access to their data components.

Abstract syntax of *Data_access*

$$\begin{aligned}
\textit{Data_access} &::= \textit{data_access_ID} \times \textit{Access_status} \times \\
&\quad \mathbf{opt}(\textit{Data_reference}) \times \mathbf{opt}(\mathbf{list}(\textit{Data_access_property})) \\
\textit{Access_status} &::= \textit{provides} + \textit{requires} \\
\textit{Data_reference} &::= \textit{dataID} \\
\textit{Data_access_property} &::= \textit{Access_Right} + \textit{Access_Time} + \dots
\end{aligned}$$




Figure 23: Data access

Figure 23 shows two types of data access.

```

thread Thread1
features
  Dataset: provides data access Data1;
end Thread1;
thread Thread2
features
  Reqdataset: requires data access Data1;
end Thread2;

```

Some properties The **Access_Time** property specifies the range of execution time during which the data component is being accessed.

```

Access_Time : record (First: IO_Time_Spec; Last: IO_Time_Spec;)
  ⇒ (First ⇒ (Time ⇒ Start; Offset ⇒ 0.0ns .. 0.0 ns;);
    Last ⇒ (Time ⇒ Completion; Offset ⇒ 0.0ns .. 0.0ns;);)
applies to (data access);

```

Interpretation In Figure 24, two constraints are added. They represent the *First* and *Last* access time specified by **Access_Time** property. *Get_Value*, *Get_Resource* and *Release_Resource* are three predefined service calls. At *FirstTime*, a *Get_Resource* is performed to lock the data resource. At *LastTime*, a *Release_Resource* is performed. A *Get_Value* may be performed during the execution depending on the detailed implementation. The value is stored in a memory *M*, and it will be updated when a new *Get_Value* is performed.




Figure 24: Requires data access

11.5 *Bus_access*

Abstract syntax of *Bus_access*

$$\begin{aligned}
 \text{Bus_access} &::= \text{bus_access_ID} \times \text{Access_status} \times \\
 &\quad \text{opt}(\text{Bus_reference}) \times \text{opt}(\text{list}(\text{Bus_access_property})) \\
 \text{Bus_reference} &::= \text{busID} \\
 \text{Bus_access_property} &::= \text{Access_Right} + \dots
 \end{aligned}$$

11.6 *Feature_group*

Abstract syntax of *Feature_group*

$$\begin{aligned}
 \text{Feature_group} &::= \text{featuregroupID} \times \text{opt}(\text{list}(\text{Feature})) \times \\
 &\quad \text{opt}(\text{Inverse_featuregroup_reference}) \times \text{opt}(\text{list}(\text{Feature_group_property})) \\
 \text{Inverse_featuregroup_reference} &::= \text{featuregroupID} \\
 \text{Feature_group_property} &::= \text{Allow_Memory_Binding} + \text{Actual_Memory_Binding} + \dots
 \end{aligned}$$

12 Connection

A connection is a linkage between features of two components that represents communication of data and control between components.

Abstract syntax of *Connection*

$$\begin{aligned}
 \text{Connection} &::= \text{Port_connection} + \text{Parameter_connection} + \\
 &\quad \text{Access_connection} + \text{Feature_group_connection}
 \end{aligned} \tag{48}$$

12.1 Port connection

(9.1(1) Port connections represent transfer of data and control between two concurrently executing components.... These connections are semantic port connections. A semantic port connection is determined by a sequence of one or more individual port connection declarations that follow the component containment hierarchy in a fully instantiated system from an ultimate source to an ultimate destination.

(9.1(2) ... The ultimate source of a semantic port connection is ... an out or in out port of a thread, processor, or device component. The ultimate destination of a semantic port connection is an in or in out port of a thread, a processor, or a device component. (4) ... the ultimate source or the ultimate destination of a semantic port connection, but not both, can be a data component.

(9.1(4) Semantic port connections also represent the sampling of a data component content by a data or event data port, and updating a data component with the output of a data or event data port. In other words, the ultimate source or the ultimate destination of a semantic port connection, but not both, can be a data component.

(9.1(5) Semantic port connections may also route a raised event to a modal component through a sequence of connection declarations. A mode transition in such a component is the ultimate destination of the connection, if the mode transition names an in or in out event port in the enclosing component, or an out or in out event port of one of the subcomponents.

(9.1(3)) ... An individual port connection declaration links a (source) of one subcomponent to a (destination) of another subcomponent, i.e., it connects sibling components at the highest level in the component hierarchy required for the connection. Alternatively, a port connection declaration maps a (source) of a subcomponent to an outgoing port of a containing component or an incoming port of a containing component to a (destination) of a subcomponent. PLG: names them filiation connections, and sibling connections.

(9.1(6) Semantic port connections may exist between arrays of component instances...

Semantic port connection A semantic port connection is determined by a sequence of one or more individual port connection declaration that follow the component containment hierarchy in a fully instantiated system from an *ultimate source* to an *ultimate destination*.

An example:

connections

C1: **data port** port1 → port2;
 C2: **event data port** port3 → port4;
 C3: **event port** port5 → port6;

12.1.1 Port connection categories

(10) A port connection declared with the optional `in_modes_and_transitions` subclause specifies whether the connection is part of specific modes or is part of the transition between two specific modes.

(L11) A semantic (data) connection cannot contain both immediate and delayed connection declarations.

(13) Event port connections may refer to an event source or event destination specification (`self.eventname`) (PLG ???). An event source specification indicates that the component itself is the source of an event. In case of a thread this may be due to a `Send_Output` or `Raise_Event` system call or due to an event raised by the underlying runtime system, i.e., the processor. In case of incomplete system models it may also represent the fact that a subcomponent to be specified is the source of an event. An event destination specification indicates that the event may be destined for an event port in the execution platform component(s) the component is bound to, or for a subcomponent yet to be declared in an incomplete system model. (PLG: To be clarified)

12.1.2 Legal port connection

(L1) ...The sources and destinations must be features of an AADL-thread, AADL-thread group, AADL-process, processor, device, or system component as indicated in the following array (PLG: rebuilt from L5):

(PLG: extracted from 15):

- 1 → 2: Content of data component is sampled by data port at the specified input time
- 1 → 3: Content of data component is copied to the event data port when the data component is written to; the connection destination monitors write operations to data components (may not be supported by all runtime systems).
- (2,3) → 1: Event data (3), data(2) port output is written into data component at the specified output time.
- 2 → 2: Data port output is transferred and available upon receipt as most recent value.

Legal port connections			Destinations			
			1	2	3	4
			Data, Data access	Data port	Event data port	Event port
Sources	1	Data, Data access	NO	yes	yes	NO
	2	Data port	yes	yes	yes	NO
	3	Event data port	yes	yes	yes	yes
	4	Event port	NO	NO	NO	yes

Figure 25: Legal port connection

- $2 \rightarrow (3,4)$: Data port output is transferred and received as event data (3), event (4), i.e., queued and may result in a dispatch. (PLG: $2 \rightarrow 4$ is not listed as acceptable in (L5))
- $3 \rightarrow 2$: Event data port output is transferred and available upon receipt as most recent value.

The ultimate source ... must be a feature of a thread, processor, or device.

The ultimate destination ... must be a port of a thread, a processor, a device, or a mode transition.

(L2) If the ultimate destination ... is a (PLG event port in a ?) mode transition, then the ultimate source must be an out event port. (L1) ...This mode transition must be declared in the mode subclause of a thread, thread group, process, system, device, bus, memory, or processor naming an in event port in one of its mode transitions.

(L3) If a semantic port connection may be active in a particular mode, then the ultimate source and ultimate destination components must be part of that mode.

(L4) If a semantic port connection may be active in a particular mode transition, then the ultimate source component must be part of a system mode that includes the old mode identifier and the ultimate destination component must be part of a system mode that includes the new mode identifier.

(from L7) *sibling connection* $\in \{out, in\} \times \{in, out\}$

(from L8) *filiation connections* $\in \{out, in\}^2 \cup \{in, out\}^2$

(from L9) connection between a data component and a port, then the data component must have the (correct) access right

(21)... Bi-directional flow between two components is represented by two connections between the in out ports of two components.

(9.1(L10))A data port cannot be the destination of more than one semantic port connection unless each semantic port connection is contained in a different mode.

N-to-n connectivity is supported for event and event data ports (9.1.2(16))

PLG: What about other connections (see table above)

(L17) A processor port specification must only be used in event connections within threads and subprograms. (PLG ???)

(C2) The processor port identifier of a processor port specification (processor.processor_port_identifier) must name a port of the processor that the thread is bound to.

(L12) The ultimate source (and destination) of an immediate or delayed port connection must be a periodic thread or periodic device.

Data type matching(see L13...L15)

(C1) There cannot be cycles of immediate connections between threads, devices, and processors.

(PLG: strong static rule that does not take mode into account?)

The following are acceptable sources and destinations of port connections:

event port → event port data port → data port, event port, event data port, data, data access event data port → event data port, data port, event port, data, data access data → data port, event data port, event port data access → data port, event data port, event port
--

Abstract syntax of *Port_connection*

$$\begin{aligned}
Port_conncetion ::= & Event_event_port_connection + Data_data_port_connection \\
& + Eventdata_Eventdata_port_connection + Data_eventdata_port_connection \\
& + Data_event_port_connection + Eventdata_data_port_connection \\
& + Eventdata_event_port_connection + DATA_Port_connection \\
& + DATA_access_Port_connection + Data_DATA_connection \\
& + Data_DATA_access_connection + Eventdata_DATA_connection \\
& + Eventdata_DATA_access_connection
\end{aligned} \tag{49}$$

A *Port_connection* can either be a *Event_event_port_connection*, or a *Data_data_port_connection* or others (49).

- Event port, data port, event data port, data, data access → event port: port output or written data is recognized as event and queued in the event port.
- Event data port, data port, data, data access → event data port: data output or written data is transferred and received as event data in a queued port.

- Data port, event data port, data, data access → data port: data output or writted data is transferred and available upon receipt as most recent value of a data port variable: the data port samples data.

Abstract syntax of *Event_event_port_connection*

$$\begin{aligned}
 \textit{Event_event_port_connection} ::= & \textbf{opt}(\textit{connectionID}) \times \textit{Event_port_reference} \\
 & \times \textit{Connection_direction} \times \textit{Event_port_reference} \\
 & \times \textbf{opt}(\textbf{list}(\textit{Port_connection_property})) \\
 & \times \textbf{opt}(\textit{In_modes_and_transitions})
 \end{aligned} \tag{50}$$

$$\textit{Event_port_reference} ::= \textit{portID} \tag{51}$$

$$\textit{Connection_direction} ::= \textit{directional} + \textit{bidirectional} \tag{52}$$

$$\textit{Port_connection_property} ::= \textit{Connection_Patten_Property} + \textit{Actual_Connection_Binding} + \dots \tag{53}$$

1. *Event_port_reference* is a reference of event port identifier (51).
2. *Connection_direction* could be *directional* or *bidirectional* (52). In case of a *bidirectional* port connection, both ports must be **in out** ports or a data component with *read_write* access.
3. A *Port_connection_property_association* is a property related to port connections. It could be *Connection_Patten_Property*, or *Actual_Connection_Binding* or many other related properties (53).
4. *In_modes_and_transitions* is defined in Mode section.

Abstract syntax of *Data_data_port_connection*

$$\begin{aligned}
 \textit{Data_data_port_connection} ::= & \textbf{opt}(\textit{connectionID}) \times \textit{Data_port_reference} \\
 & \times \textit{Connection_direction} \times \textit{Data_port_reference} \\
 & \times \textbf{opt}(\textbf{list}(\textit{Port_connection_property})) \\
 & \times \textbf{opt}(\textit{In_modes_and_transitions})
 \end{aligned}$$

$$\textit{Data_port_reference} ::= \textit{portID}$$

- A data port can not be the destination of more than one semantic port connection, unless each semantic port connection is contained in a different mode.
- There could not be cycles of immediate connections between thread, devices and processors.

Modification : In AS5506A, the immediate or delayed connection is not declared by different connection symbol, (there is no longer \rightarrow or $\rightarrow\rightarrow$), but specified by a **Timing** property (associated with the port), which can be either *sampled* (by default), *immediate* and *delayed*.

Abstract syntax of *Eventdata_eventdata_port_connection*

$$\begin{aligned} \text{Eventdata_eventdata_port_connection} ::= & \text{opt}(\text{connectionID}) \\ & \times \text{Eventdata_port_reference} \times \text{Connection_direction} \\ & \times \text{Eventdata_port_reference} \times \text{opt}(\text{list}(\text{Port_connection_property})) \\ & \times \text{opt}(\text{In_modes_and_transitions}) \end{aligned}$$

$$\text{Eventdata_port_reference} ::= \text{portID}$$

Abstract syntax of *Data_eventdata_port_connection*

$$\begin{aligned} \text{Data_eventdata_port_connection} ::= & \text{opt}(\text{connectionID}) \\ & \times \text{Data_port_reference} \times \text{Connection_direction} \\ & \times \text{Eventdata_port_reference} \times \text{opt}(\text{list}(\text{Port_connection_property})) \\ & \times \text{opt}(\text{In_modes_and_transitions}) \end{aligned}$$

Abstract syntax of *Data_event_port_connection*

$$\begin{aligned} \text{Data_event_port_connection} ::= & \text{opt}(\text{connectionID}) \\ & \times \text{Data_port_reference} \times \text{Connection_direction} \\ & \times \text{Event_port_reference} \times \text{opt}(\text{list}(\text{Port_connection_property})) \\ & \times \text{opt}(\text{In_modes_and_transitions}) \end{aligned}$$

Abstract syntax of *Eventdata_data_port_connection*

$$\begin{aligned}
\textit{Eventdata_data_port_connection} ::= & \textbf{opt}(\textit{connectionID}) \\
& \times \textit{Eventdata_port_reference} \times \textit{Connection_direction} \\
& \times \textit{Data_port_reference} \times \textbf{opt}(\textbf{list}(\textit{Port_connection_property})) \\
& \times \textbf{opt}(\textit{In_modes_and_transitions})
\end{aligned}$$
Abstract syntax of *Eventdata_event_port_connection*

$$\begin{aligned}
\textit{Eventdata_event_port_connection} ::= & \textbf{opt}(\textit{connectionID}) \\
& \times \textit{Eventdata_port_reference} \times \textit{Connection_direction} \\
& \times \textit{Event_port_reference} \times \textbf{opt}(\textbf{list}(\textit{Port_connection_property})) \\
& \times \textbf{opt}(\textit{In_modes_and_transitions})
\end{aligned}$$
Abstract syntax of connections between ports and data components1. *DATA_Port_connection*

$$\begin{aligned}
\textit{DATA_Port_connection} ::= & \textbf{opt}(\textit{connectionID}) \times \textit{Data_reference} \\
& \times \textit{Connection_direction} \times \textit{Port_reference} \\
& \times \textbf{opt}(\textbf{list}(\textit{Port_connection_property})) \\
& \times \textbf{opt}(\textit{In_modes_and_transitions})
\end{aligned}$$

$$\textit{Data_reference} ::= \textit{DataID}$$

$$\textit{Port_reference} ::= \textit{portID}$$
2. *DATA_access_Port_connection*

$$\begin{aligned}
\textit{DATA_access_Port_connection} ::= & \textbf{opt}(\textit{connectionID}) \\
& \times \textit{Provides_data_access_reference} \times \textit{Connection_direction} \\
& \times \textit{Port_reference} \times \textbf{opt}(\textbf{list}(\textit{Port_connection_property})) \\
& \times \textbf{opt}(\textit{In_modes_and_transitions})
\end{aligned}$$

Provides_data_access_reference ::= *provides_data_access_ID*

3. *Data_DATA_connection*

Data_DATA_connection ::= **opt**(*connectionID*) × *Data_port_reference*
 × *Connection_direction* × *Data_reference*
 × **opt**(**list**(*Port_connection_property*))
 × **opt**(*In_modes_and_transitions*)

4. *Data_DATA_access_connection*

Data_DATA_access_connection ::= **opt**(*connectionID*) × *Data_port_reference*
 × *Connection_direction* × *Requires_data_access_reference*
 × **opt**(**list**(*Port_connection_property*))
 × **opt**(*In_modes_and_transitions*)

Requires_data_access_reference ::= *requires_data_access_ID*

5. *Eventdata_DATA_connection*

Eventdata_DATA_connection ::= **opt**(*connectionID*)
 × *Eventdata_port_reference* × *Connection_direction*
 × *Data_reference* × **opt**(**list**(*Port_connection_property*))
 × **opt**(*In_modes_and_transitions*)

6. *Eventdata_DATA_access_connection*

Eventdata_DATA_access_connection ::= **opt**(*connectionID*)
 × *Eventdata_port_reference* × *Connection_direction*
 × *Requires_data_access_reference* × **opt**(**list**(*Port_connection_property*))
 × **opt**(*In_modes_and_transitions*)

- *provides_data_access_ID* (*requires_data_access_ID*) is a *data_access_ID* whose related *Access_status* is *provides* (*requires*).
- The data component must have the following access right: as source, the access right must be *read-only* or *read-write*; as destination, the access right must be *write-only* or *read-write*.

12.1.3 Standard properties

1. **Classifier_Matching_Rule.** This property specifies the rule to be applied to match the data classifier of a connection source to the data classifier of a connection destination. Allowed rules: *Classifier_Match*, *Equivalence*, *Subset* and *Conversion*.
2. The **Transmission_Type** property specifies whether the transmission across a connection is initiated by the sender (push) or by the receiver (pull). By default the transmission is initiated by the sender. When associated with a connection the property represents the transmission type the connection expects. When associated with a bus (or virtual bus) the property represents the transmission type that is provided by the bus or protocol.

Transmission_Type: enumeration (push, pull)

12.1.4 Standard behavior

(11) While in a given mode, transmission over a port connection only occurs if the connection is part of the current mode.

(12) During a mode switch, transmission over a data port connection only occurs at the actual time of mode switch if the port connection is declared to apply to the transition between two specific modes. The actual mode switch initiates transmission. This allows data state to be transferred between threads active in different modes. Similarly, for event or event data ports it allows for transfer of queue content.

(31) Within a synchronized system, an event arrives logically simultaneously at all ultimate connection destinations (see also Section 13.3).

12.1.5 Data port behavior

(32) A data port connection is declared to be sampling (\rightarrow), immediate (\hookrightarrow), or delayed ($\rightarrow\hookrightarrow$). In a sampling semantic connection the recipient samples the output of the sender at dispatch time or as specified by the *Input_Time* property of the recipient port. In an immediate semantic connection the sender always communicates

with the receiver mid-frame, i.e., in the same dispatch frame. In a delayed semantic connection the sender always communicates with the recipient phase-delayed, i.e., in the next dispatch frame of the recipient.

(33) Immediate and delayed connections only apply to semantic data connections whose end-points are both periodic. They ensure that over- and under-sampling of periodic data streams occurs deterministically. The alignment of transmission start and end times between the sending and receiving component is statically known and is not affected by preemption of thread execution and variation in actual execution time. (PLG: check consistency of this claim)

(34) A semantic data port connection is considered to be delayed if at least one of the connection declarations is declared to be delayed. A semantic data port connection is considered to be immediate if at least one of the connection declarations is declared to be immediate. Otherwise, the semantic data port connection is considered to be sampling. Typically, an immediate or delayed data connection is specified through the sibling connection declaration, i.e., the declaration at the top of the containment hierarchy of a semantic connection.

(35) For immediate data port connections data transfer only occurs when the periods of the sending and receiving component align, i.e., their dispatch occurs logically simultaneous ($T_{source} = 0 \wedge T_{destination} = 0$). The data transmission is initiated when the source component completes and enters the suspended state ($C_{source} = C_{complete, source}$). The actual execution of the receiving component is delayed until the sending thread completes execution ($C_{destination} = 0 \wedge C_{source} \leq C_{complete, source}$). The input is received at that time, i.e., the output time of the source data port is Completion_Time with zero range, and the input time of the receiving port is Start_Time with zero range. Note that both the source and destination must complete their execution by the deadline of the destination, i.e., ($C_{source} = C_{complete, source} \wedge C_{source} = C_{complete, source} \wedge T_{destination}$). This rule is transitive for sequences of immediate semantic connections.

(36) For delayed data port connections data transmission is initiated at the deadline of the source component ($T_{source} = Deadline_{source}$, i.e., the output time of the source data port is Deadline_Time). The input time of the receiving component port is the Dispatch_Time, i.e., the data is received at the next dispatch of the receiving component following or equal to the source deadline.

(37) For immediate and delayed connections the input time and output time cannot be explicitly declared by Input_Time and Output_Time properties.

(39) For delayed data port connections, the data transmission is initiated at the deadline of the source thread. The data is available at the destination port at the next dispatch of the destination thread that occurs at or after the source thread deadline. If the source deadline and the destination dispatch occur at the same logical time instant, the transmission is considered to occur within the same time instant.

(41) If multiple transmissions occur for a data port connection from the source

thread before the dispatch of the destination thread, then only the most recently transmitted data is available in the destination port.

(42) If no transmission occurs on an in data port between two dispatches of the destination thread, then the thread receives the same data again, resulting in over-sampling of the transmitted data. A status indicator is accessible to the source text of the thread as part of the port variable to determine whether the data is fresh.

(46) Deterministic communication expressed by immediate and delayed connections must be guaranteed by the method of implementation. Even if the transmission is initiated and completed by explicit send and receive service calls in the source text of the sending and receiving thread, the send and receive order of the two communicating threads must be assured.

Data port connection are restricted to 1-n.

1. **Sampling data port connection.** The source and destination thread or device must be periodic. The output of the sender is sent out at its **Output_Time** (*OutEvent*). Only the most recently transmitted data is available in the destination port. The received data will be sampled at **Input_Time** (*InEvent*) of the receiver (dispatch time by default) (Figure 26.) The source *Distributor* determines the output should be sent to which receiver.




Figure 26: Sampling data port connection

2. **Immediate data port connection.** Deterministic. The sender and receiver must be both periodic. The actual execution of the receiver is delayed until the sender completes execution. The **Output_Time** of the source data port is assumed to be Completion. The **Input_Time** of the receiver port is assumed to be Start with zero offset, and any other specified time is ignored.

OutEvent := Completion; InEvent := Start;

The scheduler must ensure that the execution of the receiver is aligned with the completion of the sender.

3. **Delayed data port connection.** Deterministic. The sender and receiver are both periodic. The data transmission is initiated at the Deadline of the sender. The input time of the receiver is the Dispatch time (next dispatch of the receiver following the sender's deadline).

OutEvent := Deadline; InEvent := Dispatch;

12.1.6 Event (event data) port connection and Polychrony

Event (event data) ports support n-n connectivity. The event (event data) is sent out at *OutEvent* which is under constraint of **Output_Time**. The received event (event data) is available at *InEvent*. (Figure 27)




Figure 27: Event (event data) port connection

12.2 Parameter_connection

(9.2-(1)) Parameter connections represent flow of data between the parameters of a sequence of subprogram calls in a thread.

Acceptable parameter connections include:

Source	Destination
call.parameter	thread port thread feature group port thread in complete feature group requires data access feature group requires data access call.parameter data subcomponent
thread port thread feature group port requires data access feature group requires data access data subcomponent	call.parameter
enclosingcall.parameter	containedcall.parameter
containedcall.parameter	enclosingcall.parameter

Abstract syntax of *Parameter_connection*

Parameter_connection ::= **opt**(*connectionID*) × *Source_parameter_reference*
 × *Destination_parameter_reference*
 × **opt**(**list**(*Parameter_connection_property*))
 × **opt**(*In_modes_and_transitions*)

Source_parameter_reference ::= *parameterID* + *dataID* + *requires_data_access_ID* + *portID*

Dest_parameter_reference ::= *parameterID* + *dataID* + *requires_data_access_ID* + *portID*

Parameter_connection_property ::=

12.3 Feature_group_connection

Abstract syntax of *Feature_group_connection*

Feature_group_connection ::= **opt**(*connectionID*) × *Source_feature_group_reference*
 × *bidirectional* × *Destination_feature_group_reference*
 × **opt**(**list**(*Feature_group_connection_property*)) × **opt**(*In_modes_and_transitions*)

Source_feature_group_reference ::= *feature_group_ID*
Dest_feature_group_reference ::= *feature_group_ID*
Feature_group_connection_property ::=

12.4 Access_connection

(9.3(3)) The ultimate source of a semantic access connection is the data component, bus component, or subprogram component that is being shared. The ultimate destination of an access connection is the component requiring the access without a contained subcomponent also requiring access...

(9.3(L1)) The category of the source and the destination of a access connection declaration must be the same...

(9.3(L2)) The ultimate source of a semantic access connection must be data, subprogram, subprogram group, or bus subcomponent (or their respective access feature.)

(9.3(L3)) The ultimate destination of a semantic data access connection must be a requires data access feature of a thread or a subprogram call that requires the same data access.

(9.3(7)) Access connections are restricted to 1-n connectivity...

Abstract syntax of *Access_connection*

Access_connection ::= *Bus_access_connection* + *Subprogram_access_connection*
+ *Subprogram_group_access_connection* + *Data_access_connection*

Bus_access_connection (1) ... Bus access is used to model connectivity of execution platform components through buses.

Bus_access_connection ::= **opt**(*connectionID*) × *Bus_access_provider_reference*
× *Connection_direction* × *Bus_access_requirer_reference*
× **opt**(**list**(*Bus_access_connection_property*)) × **opt**(*In_modes_and_transitions*)

Bus_access_provider_reference ::= *provides_bus_access_ID* + *busID*

Bus_access_requirer_reference ::= *requires_bus_access_ID* + *busID*

Bus_access_connection_property ::=

Subprogram_access_connection

$Subprogram_access_connection ::= \mathbf{opt}(connectionID)$
 $\times Subprogram_access_provider_reference \times Connection_direction$
 $\times Subprogram_access_requirer_reference$
 $\times \mathbf{opt}(\mathbf{list}(Subprogram_access_connection_property))$
 $\times \mathbf{opt}(In_modes_and_transitions)$

$Subprogram_access_provider_reference ::= subprogramID$
 $+ provides_subprogram_access_ID$ (54)

$Subprogram_access_requirer_reference ::= subprogramID$
 $+ requires_subprogram_access_ID$ (55)

$Subprogram_access_connection_property ::=$ (56)

Subprogram_group_access_connection

$Subprogram_group_access_connection ::= \mathbf{opt}(connectionID)$
 $\times Subprogram_group_access_provider_reference \times Connection_direction$
 $\times Subprogram_group_access_requirer_reference$
 $\times \mathbf{opt}(\mathbf{list}(Subprogram_group_access_connection_property))$
 $\times \mathbf{opt}(In_modes_and_transitions)$

$Subprogram_group_access_provider_reference ::= subprogram_group_ID$
 $+ provides_subprogram_group_access_ID$

$Subprogram_group_access_requirer_reference ::= subprogram_group_ID$
 $+ requires_subprogram_group_access_ID$

$Subprogram_group_access_connection_property ::=$

Data_access_connection

$Data_access_connection ::= \mathbf{opt}(connectionID) \times Data_access_provider_reference$
 $\times Connection_direction \times Data_access_requirer_reference$
 $\times \mathbf{opt}(\mathbf{list}(Data_access_connection_property)) \times \mathbf{opt}(In_modes_and_transitions)$

$Data_access_provider_reference ::= provides_data_access_ID + dataID$

$Data_access_requirer_reference ::= requires_data_access_ID + dataID$

$Data_access_connection_property ::=$

13 Flows

(1) A flow is a logical flow of data and control through a sequence of threads, processors, devices, and port connections or data access connections. A component can have a flow specification, which specifies whether a component is a flow source, i.e., the flow starts within the component, a flow sink, i.e., the flow ends within the component, or there exists a flow path through the component, i.e., from one of its incoming ports to one of its outgoing ports.

A flow is a logical flow of data and control through a sequence of threads, processors, devices and port connections or data access connections.

13.1 Abstract syntax

Flows are represented by flow specification, flow implementation and end-to-end flow declarations.

$Flow ::= Flow_spec + Flow_implementation + End_to_end_flow$

Flow_spec

$Flow_spec ::= Flow_source + Flow_sink + Flow_path \quad (57)$

$Flow_source ::= flowID \times out_flow_feature_ID$
 $\times \mathbf{opt}(\mathbf{list}(Flow_property)) \times \mathbf{opt}(In_modes) \quad (58)$

$Flow_sink ::= flowID \times in_flow_feature_ID$
 $\times \mathbf{opt}(\mathbf{list}(Flow_property)) \times \mathbf{opt}(In_modes) \quad (59)$

$Flow_path ::= flowID \times in_flow_feature_ID \times out_flow_feature_ID$
 $\times \mathbf{opt}(\mathbf{list}(Flow_property)) \times \mathbf{opt}(In_modes) \quad (60)$

1. *out_flow_feature_ID* (*in_flow_feature_ID*) is a *flow_feature_ID*, which could be a *feature_ID*

Flow implementation

$$\begin{aligned} \text{Flow_implementation} ::= & \text{Flow_source_implementation} \\ & + \text{Flow_sink_implementation} + \text{Flow_path_implementation} \end{aligned} \quad (61)$$

$$\begin{aligned} \text{Flow_source_implementation} ::= & \text{flowID} \times \mathbf{opt}(\mathbf{list}(\text{flowID} \times \text{connectionID})) \\ & \times \text{out_flow_feature_ID} \times \mathbf{opt}(\mathbf{list}(\text{Flow_property})) \\ & \times \mathbf{opt}(\text{In_modes_and_transitions}) \end{aligned} \quad (62)$$

$$\begin{aligned} \text{Flow_sink_implementation} ::= & \text{flowID} \times \text{in_flow_feature_ID} \\ & \times \mathbf{opt}(\mathbf{list}(\text{connectionID} \times \text{flowID})) \times \mathbf{opt}(\mathbf{list}(\text{Flow_property})) \\ & \times \mathbf{opt}(\text{In_modes_and_transitions}) \end{aligned} \quad (63)$$

$$\begin{aligned} \text{Flow_path_implementation} ::= & \text{flowID} \times \text{in_flow_feature_ID} \\ & \times \mathbf{opt}(\mathbf{list}(\text{connectionID} \times \text{flowID})) \times \text{out_flow_feature_ID} \\ & \times \mathbf{opt}(\mathbf{list}(\text{Flow_property})) \times \mathbf{opt}(\text{In_modes_and_transitions}) \end{aligned} \quad (64)$$

End to end flow

$$\begin{aligned} \text{End_to_end_flow} ::= & \text{flowID} \times \text{start_flow_ID} \times \mathbf{opt}(\mathbf{list}(\text{connectionID} \times \text{flowID})) \\ & \times \text{connectionID} \times \text{end_flow_ID} \times \mathbf{opt}(\mathbf{list}(\text{Flow_property})) \\ & \times \mathbf{opt}(\text{In_modes_and_transitions}) \end{aligned} \quad (65)$$

$$\text{start_flow_ID} ::= \text{flowID} \quad (66)$$

$$\text{end_flow_ID} ::= \text{flowID} \quad (67)$$

13.2 Standard properties

Latency: Time_Range

Throughput: Data_Volume

13.3 Flows and Polychrony

(2) The purpose of providing the capability of specifying end-to-end flows is to support various forms of flow analysis, such as end-to-end timing and latency, reliability, numerical error propagation, Quality of Service (QoS) and resource management based on operational flows.

This purpose does not require specific Signal features. Flows properties can be represented in comments if necessary.

14 Properties

14.1 Abstract syntax

(1) A property provides information about component types, component implementations, subcomponents, features, connections, flows, modes, and subprogram calls. A property has a name, a type, and a value. The property definition declares a name for a given property along with the AADL components and functionality to which the property applies. The property type specifies the set of acceptable values for a property. Each property has a value or list of values that is associated with the named property in a given specification.

(2) A property set contains declarations of property types and property definitions that may appear in an AADL specification. The two predeclared property sets in this standard define properties and property types that are applicable to all AADL specifications. Users may define property sets that are unique to their model, project or toolset. The properties and property types that are declared in user-defined property sets are accessed using their qualified name. A property definition declaration within a property set indicates the component types, component implementations, subcomponents, features, connections, flows, modes, and subprogram calls, for which this property applies.

(3) Properties can have associated expressions that are statically typed, and evaluate to a specific value. The time at which a property expression is evaluated may depend on the property and on how a specification is processed. For example, some expressions may be evaluated immediately, some after binding decisions have been made, and some reflect runtime state information, e.g., the current mode. During analysis, all property expressions can be evaluated to known values, if necessary, by considering all possible runtime states. A given property definition may have a default expression.

PLG: look deeper to clearly understand inheritance of time properties.

Property_set

$Property_set ::= property_set_ID \times \mathbf{opt}(\mathbf{list}(Property_type_declaration))$
 $\quad \times \mathbf{opt}(\mathbf{list}(Property_definition_declaration)) \times \mathbf{opt}(\mathbf{list}(Property_constant))$
 $Property_type_declaration ::= property_type_ID \times Property_type$
 $Property_type ::= aadlboolean + aadlstring + Enumeration_type$
 $\quad + Units_type + Number_type + Range_type$
 $\quad + Classifier_type + Reference_type + Record_type$
 $Property_definition_declaration ::= property_name \times Valued_property$
 $\quad \times \mathbf{list}(Property_owner)$
 $Property_constant ::= Single_valued_property_constant$
 $\quad + Multi_valued_property_constant$
 $Enumeration_type ::= \mathbf{list}(enumeration_literal_ID)$
 $Units_type ::= Units_list$
 $Units_list ::= unitID \times \mathbf{opt}(\mathbf{list}(unitID \times numeric_literal))$
 $Number_type ::= Real + Integer$
 $Real ::= aadlreal \times \mathbf{opt}(Real_range) \times \mathbf{opt}(Units_designator)$
 $Integer ::= aadlinteger \times \mathbf{opt}(Integer_range) \times \mathbf{opt}(Units_designator)$
 $Units_designator ::= units_property_type_ID + Units_list$
 $Real_range ::= Real_bound \times Real_bound$
 $Real_bound ::= real_literal + constant$
 $Integer_range ::= Integer_bound \times Integer_bound$
 $Integer_bound ::= integer_literal \text{OR} constant$
 $Range_type ::= Number_type + number_property_type_ID$
 $Classifier_type ::= \mathbf{list}(Classifier_category_reference)$
 $Reference_type ::= \mathbf{list}(Reference_category)$
 $Record_type ::= \mathbf{list}(Record_field)$
 $Record_field ::= fieldID \times Property_type_designator$
 $Valued_property ::= Single_valued_property + Multi_valued_property$
 $Single_valued_property ::= Property_type_designator$
 $\quad \times \mathbf{opt}(Default_property_expression)$
 $Multi_valued_property ::= \mathbf{list}(Property_type_designator)$
 $\quad \times \mathbf{list}(Default_property_expression)$
 $Single_valued_property_constant ::= property_constant_ID$
 $\quad \times Property_type_designator \times Constant_property_expression$
 $Multi_valued_property_constant ::= \overset{94}{property_constant_ID}$
 $\quad \times Property_type_designator \times \mathbf{list}(Constant_property_expression)$

Property_expression

Property_expression ::= *Boolean_term* + *Real_term* + *Integer_term*
 + *String_term* + *Enumeration_term* + *Unit_term* + *Real_range_term*
 + *Integer_range_term* + *Property_term* + *Component_classifier_term*
 + *Reference_term* + *Record_term* + *Computed_term*
Boolean_term ::= *boolean_value* + *NOT_boolean_term* + *AND_boolean_term*
 + *OR_boolean_term*
boolean_value ::= *true* + *false*
NOT_boolean_term ::= *NOT* × *Boolean_term*
NOT ::= *not*
AND_boolean_term ::= *Boolean_term* × *AND* × *Boolean_term*
AND ::= *and*
OR_boolean_term ::= *Boolean_term* × *OR* × *Boolean_term*
OR ::= *or*
Real_term ::= *real_literal* + *constant*
Integer_term ::= *integer_literal* + *constant*
String_term ::= *string_literal* + *string_property_constant_term*
Enumeration_term ::= *enumerationID*
 + *enumeration_property_constant_term*
Unit_term ::= *unitID* + *unit_property_constant_term*
Real_range_term ::= *Real_term* × *Real_term* × **opt**(*Real_term*)
Integer_range_term ::= *Integer_term* × *Integer_term* × **opt**(*Integer_term*)
Property_term ::= *property_name*
Component_classifier_term ::= *Component_type_reference*
 + *Component_implementation_reference*
Reference_term ::= *contained_model_element_path*
Record_term ::= **list**(*record_field_ID* × *property_value*)
Computed_term ::= *functionID*

14.2 Build in property types**1. Property types**

- *aadlboolean*,

- aadlstring
- enumeration_type
- units_type
- number_type
- range_type
- classifier_type
- reference_type
- record_type

2. Number types

- aadlinteger [integer_range] [units units_designator]
- aadlreal [real_range] [units units_designator]

14.3 Scheduling features

- The Data_Volume property type specifies a property type for the volume of data per time unit. The predeclared unit literals are expressed in terms of seconds as time unit. The numeric value of the property must be positive.

Note: Conversion factor of 1000 consistent with ISO.

Data_Volume: type aadlinteger 0 bitsps .. value(Max_Aadlinteger)
 units (bitsps, Bytesps \Rightarrow bitsps * 8,
 Kbytesps \Rightarrow Bytesps * 1000,
 Mbytesps \Rightarrow Kbytesps * 1000,
 Gbytesps \Rightarrow Mbytesps * 1000);

- The Throughput property specifies the maximum volume of data transferred per time unit. Its numeric value must be positive.

Throughput: Data_Volume applies to (flow, connections);

- The Time property type specifies a property type for time that is expressed as numbers with predefined time units. The standard units are ps (picoseconds), ns (nanoseconds), us (microseconds), ms (milliseconds), sec (seconds), min (minutes) and hr (hours).

Time: type aadlinteger 0 ps .. value(Max_Time) units Time_Units;

- The Tim_Range property type specifies a property type for a closed range of time, i.e., a time span including the lower and upper bound. The property type is Time.

Time_Range: type range of Time;

15 Modes

(13) The modes subclause declares a state machine describing the dynamic mode switching behavior of modes. The states of the state machine represent the different modes and the transitions specify the event(s) that can trigger a mode switch to the destination mode. Only one mode alternative represents the current mode at any one time.

(1) A mode represents an operational mode state, which manifests itself as a configuration of contained components, connections, and mode-specific property value associations ...

(2) Mode transitions ... are triggered by events ...

15.1 Mode declaration

(L1) A mode or mode transition can be declared in any of the component categories.

(L3) The set of transitions declared within a single component implementation must define a deterministic transition function. For each mode, there must exist exactly (PLG: at most ??? see item13) one transition, which can cause transition to another mode. Unless logical conditions are defined for mode switches, an event port can only be named in one outgoing transition from the same mode.

A mode represents an operational mode state. Mode transitions model dynamic operational behavior that represents switching between configurations and changes in components internal characteristics.

Abstract syntax

$$\text{Modes} ::= \text{Mode} + \text{Mode_transition} \quad (68)$$

$$\text{Mode} ::= \text{ModeID} \times \text{opt}(\text{list}(\text{Mode_property})) \quad (69)$$

$$\text{Mode_property} ::= \quad (70)$$

$$\begin{aligned} \text{Mode_transition} ::= & \text{opt}(\text{Mode_transition_ID}) \times \text{source_mode_ID} \\ & \times \text{list}(\text{Mode_transition_trigger}) \times \text{destination_mode_ID} \\ & \times \text{opt}(\text{list}(\text{Mode_transition_property})) \end{aligned} \quad (71)$$

$$\text{Mode_transition_trigger} ::= \text{portID} + \dots \quad (72)$$

$$\text{Mode_transition_property} ::= \quad (73)$$

$$\text{In_modes} ::= \text{list}(\text{modeID}) \quad (74)$$

$$\text{In_modes_and_transitions} ::= \text{list}(\text{Mode_or_transition}) \quad (75)$$

$$\text{Mode_or_transition} ::= \text{modeID} + \text{Mode_transition_ID} \quad (76)$$

(L2) If a component classifier contains mode declarations, one of those modes must be declared with the reserved word *initial*. If the component classifier extends another component classifier, the initial mode may have been declared in one of the ancestor component classifier.

(L4) The unique port identifier must be either an in or in out event port identifier in the namespace of the associated component type or an out or in out event port in the namespace of the component type associated with the named subcomponent.

15.2 **Model life**

(10) The *in modes* statement is declared as part of subcomponent declarations, subprogram call sequences, flow implementations, and property associations. It specifies the modes for which these declarations and property values hold. The mode identifiers refer to mode declarations in the *modes* subclause of the component classifier.

(11) The *in modes* statement declared as part of connection declarations specify the modes or mode transitions for which these connection declarations hold. The mode identifiers refer to mode declarations in the *modes* subclause of the component implementation. If a connection is declared to be part of a mode transition, then the content of the ultimate source port is transferred to the ultimate destination port at the actual mode switch time. If the *in modes* statement contains only mode transitions, then the connection is part of the specified mode transitions, but not part of any particular mode....

(from 10-11) If the *in modes* statement is not present, then the subcomponent, subprogram call sequence, flow implementation, property association or connection is part of all modes.

(from 10-11) If a property association (a connection) has both mode-specific declarations and a declaration without an *in modes* statement, then the declaration without the *in modes* statement applies to those modes not covered by the mode-specific declarations.

15.3 **Mode behavior**

(3) The mode semantics described here focus on a single mode subclause. A system instance that represents the runtime architecture of an operational system can contain multiple components with their own mode transitions. The semantics of system-wide mode switching are discussed in Section 13.3

(5) A mode may represent a runtime configuration of systems, processes, thread groups and threads and their connections for a given operational state. In this case the modes are declared in thread groups, processes and systems, and in

modes clauses indicate which subcomponents and connections are active in a given mode. In this case, only the threads that are part of the current mode are in the suspended awaiting dispatch state responding to dispatch requests. All other threads are in the suspended awaiting mode state or thread terminated state.

(9) A component type or component implementation may contain several declared modes. Exactly one of those modes is the current mode. Initially, the initial mode is the current mode. On mode activation the `Activation_Mode` property (PLG: p.251: applies to thread) determines whether the initial mode is entered or the mode from the last deactivation is resumed.

(13) ... A mode switch is triggered when an event arrives at an event port that is named in one of the transitions out of the state representing the current mode. If an event is raised and there is no transition out of the current mode naming the event port through which the event arrives, the event is ignored. If several events occur logically simultaneously and affect different mode transitions out of the current mode, the order of arrival for the purpose of determining the mode transition is implementation dependent. If an Urgency property is associated with each port named in mode transitions, then the mode transition with the highest port urgency takes precedence. If several ports have the same urgency then the mode transition is chosen non-deterministically. (PLG: why not implementation dependent as above ?)

15.3.1 Mode switch within a thread

(15) A mode switch within a thread may logically occur at dispatch time. An external event through an incoming event port, or an event raised within the thread or will cause the thread to enter the new mode at the next dispatch. Such an event raised within a thread is declared as `self.eventname`, or by a subprogram call with an outgoing event port including a call to the `Send` (deprecated `Raise_Event`) service call, and implemented as a service call to `Send` (deprecated `Raise_Event`) in the application source text or runtime system.

(16) A mode switch within a thread results in a change of its current mode. The effect is a change in the subprogram call sequence and mode-specific property values to reflect a change in source text internal execution behavior...

(17) Similarly, mode switches within an execution platform component occur as a result of external or internal events. A mode switch within a thread or execution platform component does not affect the set of active threads, processors, devices, buses, or memories, nor does it affect the set of active connections.

15.3.2 Mode switch within set of threads

(18) A mode switch within a system, process, or thread group implementation has the effect of deactivating and activating threads to respond to dispatches, and changing the pattern of connections between components. Deactivated threads transition to the suspended awaiting mode state. Background threads that are not part of the new mode suspend performing their execution. Activated threads transition to the suspended awaiting dispatch state and start responding to dispatches. Suspended background threads that are part of the new mode resume performing execution once the transition into the new mode is complete. Threads that are part of both the old and new mode of a mode transition continue to respond to dispatches and perform execution. Ports that were connected in the old mode, may not be connected in the new mode and vice versa.

(19) When a mode switch is requested through the arrival of an event on a mode transition it may result in activation or deactivation of threads and connections, or in the change of a threads period, deadline, dispatch protocol, or execution time. In this case the actual mode switch occurs immediately if no periodic threads are part of the old mode, otherwise it occurs once these periodic threads in the old mode are synchronized at their hyperperiod. Only those threads with a `Synchronized_Component` property value of true are considered in the determination of the hyperperiod.

(20) Starting with the actual time of mode switch, the component is in a mode transition in progress state for a limited amount of time. During this time some threads are deactivated, other threads are activated, connections are adjusted, and the active threads in the new mode start to execute. This time period takes the `Synchronized_Component` property into account and is determined at the level of the whole system instance (see Section 13.3). After that period of time, the component is considered to operate in the new mode.

(21) At the time of the actual mode switch, the deactivate entrypoint is invoked for the following threads that must be deactivated: periodic threads that are synchronized with the mode switch; aperiodic or sporadic threads that are in the suspended awaiting dispatch state...

(25) At the time of the actual mode switch, any threads that were inactive in the old mode and are active in the new mode execute their activate entrypoint. In the case of periodic threads, this is immediately followed by their first dispatch of the compute entrypoint. (TG: does it mean they don't go through the suspended awaiting dispatch state?)

In the case of background threads, the thread resumes execution from where it was suspended at the last deactivation. (TG: if it is at the time of the actual mode switch, is it compatible with (18) where it is said once the transition into the new

mode is complete?)

(24) Background processes that are only part of the old mode are suspended when the actual mode switch occurs.

(27) Some property values for a component or its subcomponents may be mode-specific, for example the period of a periodically dispatched thread may be different in different modes of operation. It changes at the time of actual mode switch.

15.3.3 Mode switch for thread that are not synchronized

(22) At the time instant of actual mode switch, aperiodic and sporadic threads as well as periodic threads not synchronized with the mode switch may still be in the perform computation state. The `Active_Thread_Handling_Protocol` property specifies for each such thread what action is to be taken at mode switch. Possible actions are:

- Abort the execution of the thread and permit the thread to recover any state through execution of its recover entrypoint. This permits the thread to recover to a consistent state for future activation and dispatch. Upon completion of the recover entrypoint, execution the thread enters the suspended awaiting mode state; event and event data port queues of the thread are flushed by default or remain in the queue until the thread is activated again as specified by the `Active_Thread_Queue_Handling_Protocol` property. If the thread was executing a remotely called subprogram, the current dispatch execution of the calling thread of a call in progress or queued call is also aborted.
- Permit the thread to complete the execution of its current dispatch. Any remaining queued events, or event data may be flushed by default, or remain in the queue until the thread is activated again as specified by the `Active_Thread_Queue_Handling_Protocol` property.
- Permit the thread to finish processing all events or event data in its queues.

(TG: does it possibly include new ones?)

16 An AADL abstract syntax

We describe the AADL language using the abstract syntax trees defined in this section.

16.1 Notations

16.1.1 General AST

1. **Tree set** Given a set of labels Λ that contains a special empty label ε , the set of trees labeled in Λ is the smallest set that satisfies the following rules :
 - \bullet is in Λ ; it denotes the tree that only contains an unlabeled root; its label is ε ; by definition $\bigcirc = \{\bullet\}$;
 - if t_1, \dots, t_n are trees then for all λ in Λ $(\lambda, (t_1, \dots, t_n))$ is a tree labeled λ
2. **Tree sets** For all subsets of trees SS, SS_1, \dots, SS_n ,
 - $SS_1 + SS_2$ denotes the set of trees $SS_1 \cup SS_2$
 - $[SS_1] = SS_1 + \bigcirc$
 - $SS_1 \times SS_2 \times \dots \times SS_n$ is the set of n-tuples of trees; \times is defined as associative (ie $(t_1, (t_2, t_3))$, $((t_1, t_2), t_3)$, (t_1, t_2, t_3) are not distinguished)
 - SS_{1+} is the smallest set of non empty sequences of trees defined by:
 $SS_{1+} = SS_1 + (SS_1 \times SS_{1+})$
 - $SS_{1*} = [SS_{1+}]$
 - for all λ in Λ , $\lambda : SS$ is the set of trees $(\lambda, (t_1, \dots, t_n))$ such that (t_1, \dots, t_n) is a n-tuple in SS , completed by (λ, \bullet) when \bigcirc is in SS .
3. **Tree set variables** For an identifier X
 - $X = SS_1$ is the definition of X that associates to X the set of trees SS_1
 - each occurrence of a variable in a tree set expression denotes the set of trees that is associated to X by its definition.

16.1.2 AADL AST

A_SSS is a set of AADL abstract syntax trees;

The set of labels contain the component categories.

16.2 Lexical elements

none_statement ::= **none**

16.2.1 Word characters

letter_or_digit ::= *identifier_letter* + *digit*

identifier_letter ::= *upper_case_identifier_letter* + *lower_case_identifier_letter*

upper_case_identifier_letter: Any character of Row 00 of ISO 10646 BMP whose name begins Latin Capital Letter.

lower_case_identifier_letter: Any character of Row 00 of ISO 10646 BMP whose name begins Latin Small Letter.

Digit: One of the characters 0, 1, 2, 3, 4, 5, 6, 7, 8, or 9.

16.2.2 Other characters

space_character: The character of ISO 10646 BMP named Space”.

special_character: Any character of the ISO 10646 BMP that is not reserved for a control function, and is not the space_character, an identifier_letter, or a digit.

format_effector: The control functions of ISO 6429 called character tabulation (HT), line tabulation (VT), carriage return (CR), line feed (LF), and form feed (FF).

other_control_function: Any control function, other than a format_effector, that is allowed in a comment; the set of other_control_functions allowed in comments is implementation defined.

16.2.3 Decimal literals

decimal_integer_literal ::= *numeral*[*positive_exponent*]

decimal_real_literal ::= *numeral.numeral*[*exponent*]

numeral ::= *digit*{[*underline*]*digit*}*

exponent ::= *E*[+]*numeral* + *E* – *numeral*

positive_exponent ::= *E*[+]*numeral*

16.2.4 Based literals**16.2.5 String literals****16.2.6 Comments****16.2.7 Identifiers**

A_IDENT is the set of identifiers defined by

identifier ::= *identifier_letter*{*[underline]**letter_or_digit*}*

A_NAME ::= *A_IDENT* × *A_IDENT*

A_LNAME ::= **list**(*A_IDENT*) × *A_NAME*

package_name ::= {*package_identifier* ::}**package_identifier* – *A_IDENT* +

component_implementation_name ::= *component_type_identifier.component_implementation_identifier*

unique_component_type_reference ::= [*package_name* ::]*component_type_identifier*

unique_component_implementation_reference ::= [*package_name* ::]*component_implementation_name*

unique_component_classifier_reference ::= *unique_component_type_reference* + *unique_component_identifier*

unique_feature_group_type_reference ::= [*package_name* ::]*feature_group_type_identifier*

16.3 Non extensible AADL

16.3.1 Component type

A_COMP_TYPE ::= *A_IDENT* × *A_PROTOTYPE* × *A_FEATURE*

× *A_FLOW_SPEC* × [*A_MODALITY*] × *A_PROPERTY* × *A_ANNEX*

A_MODALITY ::= *A_MODE* + × *A_MODE_TRANS*

A_PROPERTY ::= *A_PROP ASSO* + *A_CONT_PROP ASSO*

component_type ::= *component_categorydefining_component_type_identifier*

– *A_IDENT*

[**prototypes**(*prototype* + |*none_statement*)]

[**features**(*feature* + |*none_statement*)]

[**flows**(*flow_spec* + |*none_statement*)]

[**modes**(*mode* + *mode_transition* * |*none_statement*)]

[**properties**(

component_type_property_association|*contained_property_association* +

|*none_statement*)]

*annex_subclause**

enddefining_component_type_identifier;

$$\begin{aligned}
A_PROP_ASSO = & \text{add} : (id : A_IDENT+) \times A_PROP_VALUE+ \\
& \text{set} : (id : A_IDENT+) \times A_PROP_VALUE \times \\
& A_IN_BINDING \times A_IN_MODES
\end{aligned}$$

property_association ::= -- newvalue for a property
 [property_set_identifier ::] property_name_identifier \Rightarrow property_value
 [in_binding] -- A_IN_BINDING TO BE DEFINED
 [in_modes]; -- A_IN_MODES

16.3.2 Component implementation

$$\begin{aligned}
A_COMP_IMPL = & A_IDENT \times A_PROTOTYPE \times A_FEATURE \\
& \times A_FLOW_SPEC \times A_MODALITY \times A_PROPERTY \times A_ANNEX
\end{aligned}$$

component_implementation ::= **component_category** **implementation**
defining_component_implementation_name -- A_NAME
 [prototypes(*prototype* + |*none_statement*)]
 [subcomponents(*subcomponent* + |*none_statement*)]
 [calls(*subprogram_call_sequence* + |*none_statement*)]
 [connections(*connection* + |*none_statement*)]
 [flows(*flow_implementation* | *end_to_end_flow_spec* + |*none_statement*)]
 [modes(*mode* + *mode_transition* * |*none_statement*)]
 [properties(*property_association* | *contained_property_association* +
 |*none_statement*)]
annex_subclause *
end *defining_component_implementation_name*;

subcomponent ::= *defining_subcomponent_identifier* : – – *AIDENT*
 ((*component_category*
 [*unique_component_classifier_reference* – – *AIDENT*
 [*prototype_bindings*]
 [*array_dimensions*])
 |*prototype_reference*)
 [*subcomponent_property_association*|*contained_property_association*+]
 [*in_modes*]; – – *AINMODES*

data_subcomponent ::=
defining_subcomponent_iidentifier : – – *AIDENT*
 ((*data*[*unique_component_classifier_reference* – – *AIDENT*
 [*prototype_binding*]])
 |*prototype_reference*)

NOTE: The above syntax rule is a variation of the subcomponent syntax rule. The above syntax rule also applies to the subcomponent_refinement syntax.

16.4 Annex

annex_subclause ::= **annex***annex_identifier* – – *AIDENT*
 (({ * * *annex_specific_language_constructs* * * })|*none*);
annex_library ::= **annex***annex_identifier* – – *AIDENT*
 (({ * * *annex_specific_reusable_constructs* * * })|*none*);

16.5 Prototypes

$prototype ::= defining_prototype_identifier : - - A_IDENT$
 $component_category[unique_component_classifier_reference] - - A_IDENT$
 $\{property_association\}+;$
 $prototype_refinement ::= defining_prototype_identifier : refinedto - - A_IDENT$
 $component_category[unique_component_classifier_reference] - - A_IDENT$
 $\{property_association\}+;$
 $prototype_reference ::= \mathbf{prototype} prototype_identifier - - A_IDENT$
 $prototype_bindings ::= (prototype_binding(, prototype_binding)^*)$
 $prototype_binding ::=$
 $prototype_identifier \Rightarrow - - A_IDENT$
 $(component_category unique_component_classifier_reference$
 $- - A_IDENT$
 $[array_dimensions])$
 $| (prototype prototype_identifier) - - A_IDENT$

16.6 Extensible AADL

$A_EXT_COMP_TYPE = A_IDENT \times A_REF_PROTOTYPE * \times A_REF_FEATURE$
 $\times A_REF_FLOW_SPEC * \times A_MODALITY \times A_PROPERTY * \times A_ANNEX *$

```

component_type_extension ::=
    component_category defining_component_type_identifier
extends unique_component_type_reference [prototype_bindings] – A_IDENT
[prototypes( {prototype | prototype_refinement } + | none_statement )]
[features( feature | feature_refinement + | none_statement )]
[flows( flow_spec | flow_spec_refinement + | none_statement )]
[modes( mode | mode_refinement | mode_transition + | none_statement )]
[properties(
    component_type_property_association | contained_property_association +
    | none_statement )]
annex_subclause *
end defining_component_type_identifier;

```

```

component_implementation_extension ::=
  component_categoryimplementation
  defining_component_implementation_name -- A_NAME
  extendsunique_component_implementation_reference -- A_LNAME
  [prototype_bindings]
  [prototypes({prototype|prototype_refinement} + |none_statement|)]
  [subcomponents
   (subcomponent|subcomponent_refinement + |none_statement|)]
  [calls(subprogram_call_sequence + |none_statement|)]
  [connections
   (connection|connection_refinement + |none_statement|)]
  [flows({flow_implementation|flow_implementation_refinement|
   end_to_end_flow_spec|end_to_end_flow_spec_refinement} +
   |none_statement|)]
  [modes({mode|mode_refinement|mode_transition} + |none_statement|)]
  [properties({property_association|contained_property_association} +
   |none_statement|)]
  {annex_subclause}*
enddefining_component_implementation_name;

```

```

subcomponent_refinement ::=
  defining_subcomponent_identifier : refinedto
  ((component_category
   [unique_component_classifier_reference] -- [A_IDENT]
   [prototype_bindings]
   [array_dimensions]
   |prototype_reference)
  [{{subcomponent_property_association
   |contained_property_association} +}]
  [in_modes]; -- A_IN_MODES

```

```

array_dimensions ::= {[[array_dimension_size]]}*
array_dimension_size ::= numeral
array_selection_identifiser ::= identifiserarray_selection
array_selection ::= {[range_selection]}*
range_selection ::= numeral[..numeral]

```

```

feature_refinement ::=
  port_refinement|feature_group_refinement|subprogram_refinement|
  subcomponent_access_refinement|parameter_refinement

```

```

feature_group_type ::=
featuregroupdefining_identifiser
  [prototypes({prototype} + |none_statement)]
  (features{feature|feature_group_spec}*
    [inverseofunique_feature_group_type]
  |inverseofunique_feature_group_type)
  [properties({featuregroup_property_association} + |none_statement)]
  {annex_subclause}*
enddefining_identifiser;

```

```

feature_group_type_extension ::=
  featuregroup defining_identifier
  extends unique_feature_group_type_reference [prototype_bindings]
  -- A_IDENT
  [prototypes ({prototype} + |none_statement) ]
  features
  {feature | feature_refinement |
   feature_group_spec | feature_group_refinement} *
  [inverseof unique_feature_group_type]
  [properties ({featuregroup_property_association} + |none_statement) ]
  {annex_subclause} *
end defining_identifier;

```

```

feature_group_spec ::=
  defining_feature_group_identifier : featuregroup
  [[inverseof] unique_feature_group_type_reference [prototype_bindings]]
  -- A_IDENT
  [{ {featuregroup_property_association} + }];

```

```

feature_group_refinement ::=
  defining_feature_group_identifier : refinedto
  featuregroup
  [[inverseof] unique_feature_group_type_reference [prototype_bindings]]
  -- A_IDENT
  [{ {featuregroup_property_association} + }];

```

References

- [1] Erwan Jahier, Nicolas Halbwachs, and P. Raymond. Synchronous Modeling and Validation of Priority Inheritance Schedulers. In *Fundamental Approaches*

to Software Engineering Fundamental Approaches to Software Engineering, Lecture Notes in Computer Science, pages 140–154, York Royaume-Uni, 03 2009. Springer Verlag.

- [2] SAE Aerospace. Architecture Analysis and Design Language (AADL). *SAE AS5506A*, 2009.